# Patent

## Title
Multiple-input isolated push-pull connected power converters

## Abstract

A multiple-input power converter transferring energy from multiple input sources to a load. The multiple-input power converter utilizes a push-pull converter that isolates loads from sources by a transformer in the output rectifier stage. The isolation increases the safety of the system and provides a wider range of sources-to-load voltage transfer ratios. Furthermore, the multiple-input power converter utilizes a lower number of components in comparison to previously designed multiple-input power converter topologies as well as has a lower control circuit implementation cost when compared to previously designed soft-switching multiple-input power converters.

## Background
TECHNICAL FIELD
The present invention relates generally to electrical power conversion, and more particularly to multiple-input isolated push-pull connected power converters that provide a wider range of sources-to-load voltage transfer ratios, a lower circuit implementation cost and contain a lower number of components in comparison to previously designed multiple-input power converter topologies.
BACKGROUND
Most electrical systems are supplied by one kind of energy source, e.g., batteries, wind energy, solar energy, or utility energy. Certain special cases are supplied by two sources, such as uninterruptible power supplies. Electrical systems would beneficially be supplied by energy sources of all kinds. Renewable sources are of particular interest, as resources are further distributed about the terrestrial power grid. In islanded power systems, interfacing of multiple sources allows for improved reliability, flexibility, and use of preferred energy sources. The different sources, such as photovoltaic cells, fuel cells, and batteries, generally have different voltage and current characteristics. In some cases, one source is preferential to others; in other cases, a simultaneous combination of sources is appropriate for energy or resource use. Typically, each different source requires a different power converter. As a result, a single-input power converter may be utilized for converting the energy of a particular power source. However, a system with multiple single-input power converters can become complex with a large number of energy sources. As a result, multiple-input power converters may be used to convert energy from multiple energy sources. By integrating all the energy sources through a single conversion device, the structure is simplified resulting in a low cost, unified control and compact system.
Multiple-input power converters can be divided into the following categories: time-sharing multiple-input power converters, multiple-input power converters with pulsating current source cells; multiple-input power converters with pulsating voltage source cells; multiple-input power converters with alternative pulsating current source cells; multiple-input power converters with alternative pulsating voltage source cells; multiple-winding magnetic coupled multiple-input power converters; and multiple-input direct-connected push-pull power converters. Unfortunately, energy conversion using such multiple-input power converters either involves the utilization of a significant number of components or limited voltage conversion ratios which result in significant switching losses, a reduction in converter efficiency, and a limit in the scope of multiple-input power converter applications.
BRIEF SUMMARY
In one embodiment of the present invention, a multiple-input power converter transferring energy from multiple input sources to a load comprises a first input voltage source connected in series with a first inductor, where the first inductor is serially connected with a first switch. The multiple-input power converter further comprises a second input voltage source connected in series with a second inductor, where the second inductor is serially connected with a second switch. The multiple-input power converter additionally comprises a first capacitor, where a terminal of the first switch is connected to the first capacitor. Furthermore, the multiple-input power converter comprises an output rectifier stage, where a terminal of the second inductor is connected to a first input port of the output rectifier stage and where the capacitor is serially connected with a second input port of the output rectifier stage. In addition, the multiple-input power converter comprises a load connected to an output port of the output rectifier stage.
In another embodiment of the present invention, a multiple-input power converter transferring energy from multiple input sources to a load comprises a first input voltage source connected in series with a primary winding of an auxiliary transformer, where the primary winding of the auxiliary transformer is serially connected with a first switch. The multiple-input power converter further comprises a second input voltage source connected in series with a secondary winding of the auxiliary transformer, where the secondary winding of the auxiliary transformer is serially connected with a second switch. The multiple-input power converter additionally comprises a first capacitor, where a terminal of the first switch is connected to the first capacitor. Furthermore, the multiple-input power converter comprises an output rectifier stage, where the secondary winding of the auxiliary transformer is connected to a first input port of the output rectifier stage and where the capacitor is serially connected with a second input port of the output rectifier stage. In addition, the multiple-input power converter comprises a load connected to an output port of the output rectifier stage.
In another embodiment of the present invention, a multiple-input power converter transferring energy from multiple input sources to a load comprises a first input voltage source connected in series with a first switch, where the first switch is serially connected with a first inductor. The multiple-input power converter further comprises a second input voltage source connected in series with a second switch, where the second switch is serially connected with a second inductor. The multiple-input power converter additionally comprises a first capacitor, where a terminal of the first inductor is connected to the first capacitor. Furthermore, the multiple-input power converter comprises an output rectifier stage, where a terminal of the second switch is connected to a first input port of the output rectifier stage and where the capacitor is serially connected with a second input port of the output rectifier stage. In addition, the multiple-input power converter comprises a load connected to an output port of the output rectifier stage.
The foregoing has outlined rather generally the features and technical advantages of one or more embodiments of the present invention in order that the detailed description of the present invention that follows may be better understood. Additional features and advantages of the present invention will be described hereinafter which may form the subject of the claims of the present invention.



BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
A better understanding of the present invention can be obtained when the following detailed description is considered in conjunction with the following drawings, in which:
FIG. 1 illustrates a first type of a dual-input isolated push-pull connected boost power converter in accordance with an embodiment of the present invention;
FIG. 2 illustrates a first type of an output rectifier stage in accordance with an embodiment of the present invention;
FIG. 3 illustrates a second type of the output rectifier stage in accordance with an embodiment of the present invention;
FIG. 4 illustrates a third type of the output rectifier stage in accordance with an embodiment of the present invention;
FIG. 5 illustrates a first operational state of the dual-input isolated push-pull connected boost power converter of a first type with an output rectifier stage of the second type in accordance with an embodiment of the present invention;
FIG. 6 illustrates a second operational state of the dual-input isolated push-pull connected boost power converter of a first type with an output rectifier stage of the second type in accordance with an embodiment of the present invention;
FIG. 7 illustrates a third operational state of the dual-input isolated push-pull connected boost power converter of a first type with an output rectifier stage of the second type in accordance with an embodiment of the present invention;
FIG. 8 illustrates the key waveforms of the dual-input isolated push-pull connected boost power converter of a first type with an output rectifier stage of the second type in accordance with an embodiment of the present invention;
FIG. 9 illustrates a second type of the dual-input isolated push-pull connected boost power converter in accordance with an embodiment of the present invention;
FIG. 10 illustrates a first type of a dual-input isolated push-pull connected buck-boost power converter in accordance with an embodiment of the present invention;
FIG. 11 illustrates a second type of the dual-input isolated push-pull connected buck-boost power converter in accordance with an embodiment of the present invention;
FIG. 12 illustrates a multiple-input isolated push-pull connected buck-boost power converter in accordance with an embodiment of the present invention;
FIG. 13 illustrates a dual-input isolated push-pull connected single-ended primary-inductor power converter in accordance with an embodiment of the present invention; and
FIG. 14 illustrates a multiple-input isolated push-pull single-ended primary-inductor power converter in accordance with an embodiment of the present invention.



DETAILED DESCRIPTION
In the following description, numerous specific details are set forth to provide a thorough understanding of the present invention. However, it will be apparent to those skilled in the art that the present invention may be practiced without such specific details. In other instances, well-known circuits have been shown in block diagram form in order not to obscure the present invention in unnecessary detail. For the most part, details considering timing considerations and the like have been omitted inasmuch as such details are not necessary to obtain a complete understanding of the present invention and are within the skills of persons of ordinary skill in the relevant art.
As stated in the Background section, multiple-input power converters can be divided into the following categories: time-sharing multiple-input power converters, multiple-input power converters with pulsating current source cells; multiple-input power converters with pulsating voltage source cells; multiple-input power converters with alternative pulsating current source cells; multiple-input power converters with alternative pulsating voltage source cells; multiple-winding magnetic coupled multiple-input power converters; and multiple-input direct-connected push-pull power converters. Unfortunately, energy conversion using such multiple-input power converters either involves the utilization of a significant number of components or limited voltage conversion ratios which result in significant switching losses, a reduction in converter efficiency, and a limit in the scope of multiple-input power converter applications.
The principles of the present invention provide a multiple-input power converter, specifically, a multiple-input power converter utilizing a push-pull converter that isolates loads from sources by a transformer in an output rectifier stage that results in a topology that provides a wider range of sources-to-load voltage transfer ratios, a lower circuit implementation cost and lower component numbers in comparison to previously designed multiple-input power converter topologies as discussed below in connection with FIGS. 1-14.
FIG. 1 illustrates a first type of a dual-input isolated push-pull connected boost power converter. FIG. 2 illustrates a first type of an output rectifier stage. FIG. 3 illustrates a second type of the output rectifier stage. FIG. 4 illustrates a third type of the output rectifier stage. FIG. 5 illustrates a first operational state of the dual-input isolated push-pull connected boost power converter of a first type with an output rectifier stage of the second type. FIG. 6 illustrates a second operational state of the dual-input isolated push-pull connected boost power converter of a first type with an output rectifier stage of the second type. FIG. 7 illustrates a third operational state of the dual-input isolated push-pull connected boost power converter of a first type with an output rectifier stage of the second type. FIG. 8 illustrates the key waveforms of the dual-input isolated push-pull connected boost power converter of a first type with an output rectifier stage of the second type. FIG. 9 illustrates a second type of a dual-input isolated push-pull connected boost power converter. FIG. 10 illustrates a first type of a dual-input isolated push-pull connected buck-boost power converter. FIG. 11 illustrates a second type of the dual-input isolated push-pull connected buck-boost power converter. FIG. 12 illustrates a multiple-input isolated push-pull connected buck-boost power converter. FIG. 13 illustrates a dual-input isolated push-pull connected single-ended primary-inductor power converter. FIG. 14 illustrates a multiple-input isolated push-pull single-ended primary-inductor power converter.
Referring now to the Figures in detail, FIG. 1 illustrates a first type of a dual-input isolated push-pull connected boost power converter 100 in accordance with an embodiment of the present invention. Converter 100 includes an input voltage source V1 connected in series to inductor L1 which is connected in series to switch S1. Converter 100 further includes a second input voltage source V2 connected in series to inductor L2 which is connected in series to switch S2. A terminal of inductor L2 is connected to an input port of the output rectifier stage (one of three types) (discussed further below) and a terminal of inductor L1 is connected to a capacitor CB which is connected to the other input port of the output rectifier stage (one of three types) (discussed further below). The output rectifier stage is connected to a load (identified as “Load” in FIG. 1).
Referring now to FIG. 2, in conjunction with FIG. 1, FIG. 2 illustrates a first type of an output rectifier stage 200 in accordance with an embodiment of the present invention. As shown in FIG. 2, the input ports of output rectifier stage 200 are coupled to the primary winding Np of transformer TX. Furthermore, as shown in FIG. 2, output rectifier stage 200 includes an output capacitor, Co, connected in parallel to the output port as well as connected in parallel to the serially-connected switches So1 and So2 as well as connected in parallel to the serially-connected switches So3 and So4. Electrically operated switches So1, So2, So3 and So4 may be implemented by diodes. The terminal of switch So1 and the terminal of switch So4 are connected to the secondary winding NS of transformer TX.
A second type of an output rectifier stage 300 is shown in FIG. 3 in accordance with an embodiment of the present invention.
Referring to FIG. 3, in comparison to output rectifier stage 200 of FIG. 2, output rectifier stage 300 includes serially-connected output capacitors (Co1 and Co2) as opposed to a single output capacitor Co in output rectifier stage 200.
A third type of an output rectifier stage 400 is shown in FIG. 4 in accordance with an embodiment of the present invention.
Referring to FIG. 4, in comparison to output rectifier stage 200 of FIG. 2, output rectifier stage 400 has output switches So1 and So2 connected to the secondary windings NS1 and Ns2, respectively, of transformer TX. Switches So1 and So2 are serially-connected and are in series with output capacitor Co with is connected in parallel with the output port.
As illustrated in FIGS. 1-4, the load is isolated from the sources by a transformer, TX, in the output rectifier stage 200, 300, 400. This isolation can increase the safety of the system implementing the multiple-input power converter. Furthermore, converter 100 provides a wider range of a sources-to-load voltage transfer ratios which can be illustrated through the topology operational analysis provided below. For example, the Continuous Current Mode (CCM) operations of converter 100 with output rectifier stage 300 are shown in FIGS. 5-7. The related key waveforms are shown in FIG. 8, where q1 and q2 are driving signals for input switches, S1 and S2.
A first operational state of converter 100 with output rectifier stage 300 is shown in FIG. 5 in accordance with an embodiment of the present invention.
Referring to FIG. 5, in conjunction with FIGS. 1 and 3, in the first state, both input switches S1 and S2, are turned on, and both input inductors, L1 and L2, are energized by their respective input sources. Output switches So1 and So2 are electrically operated by output diodes, Do1 and Do2. The output diodes, Do1 and Do2, are reverse biased and energies in the output capacitors, Co1 and Co2, are discharged to the load.
A second operational state of converter 100 with output rectifier stage 300 is shown in FIG. 6 in accordance with an embodiment of the present invention.
Referring to FIG. 6, in conjunction with FIGS. 1 and 3, in the second state, input switch S2 is turned on and input switch S1 is turned off. The inductor energy in inductor L1 is transferred to output capacitor Co2 through output diode Do2, while diode Do1 remains reverse biased. Inductor L2 is energized by input voltage source V2 and the energy in output capacitor Co1 is discharged to the load.
A third operational state of converter 100 with output rectifier stage 300 is shown in FIG. 7 in accordance with an embodiment of the present invention.
Referring to FIG. 7, in conjunction with FIGS. 1 and 3, in the third state, input switch S1 is turned on and input switch S2 is turned off. The inductor energy in inductor L2 is transferred to output capacitor Co1 through output diode Do1. In the meantime, input voltage source V1 continuously energizes inductor L1 and the energy in output capacitor Co2 discharges to the load. If a resistor, R, is applied as the load, the dynamic equations can be expressed as indicated in Equation (EQ 1):




  
    
      
        
          
            
              L
              1
            
            ⁢
            
              
                d
                
                  i
                  
                    L
                    ⁢
                    
                      
                    
                    ⁢
                    1
                  
                
              
              
                d
                t
              
            
          
          =
          
            
              V
              1
            
            -
            
              
                (
                
                  1
                  -
                  
                    q
                    1
                  
                
                )
              
              ·
              
                (
                
                  
                    nv
                    
                      C
                      ⁢
                      
                        
                      
                      ⁢
                      1
                    
                  
                  +
                  
                    v
                    CB
                  
                
                )
              
            
          
        
        ⁢
        
          

        
        ⁢
        
          
            
              L
              2
            
            ⁢
            
              
                d
                
                  i
                  
                    L
                    ⁢
                    
                      
                    
                    ⁢
                    2
                  
                
              
              
                d
                t
              
            
          
          =
          
            
              V
              2
            
            -
            
              
                (
                
                  1
                  -
                  
                    q
                    2
                  
                
                )
              
              ·
              
                (
                
                  
                    nv
                    
                      C
                      ⁢
                      
                        
                      
                      ⁢
                      2
                    
                  
                  -
                  
                    v
                    CB
                  
                
                )
              
            
          
        
        ⁢
        
          

        
        ⁢
        
          
            
              L
              m
            
            ⁢
            
              
                d
                
                  i
                  Lm
                
              
              
                d
                t
              
            
          
          =
          
            
              
                -
                
                  (
                  
                    1
                    -
                    
                      q
                      1
                    
                    -
                    
                      q
                      2
                    
                  
                  )
                
              
              ·
              
                v
                CB
              
            
            +
            
              
                (
                
                  1
                  -
                  
                    q
                    1
                  
                
                )
              
              ·
              
                nv
                
                  C
                  ⁢
                  
                    
                  
                  ⁢
                  1
                
              
            
            -
            
              
                (
                
                  1
                  -
                  
                    q
                    2
                  
                
                )
              
              ·
              
                nv
                
                  C
                  ⁢
                  
                    
                  
                  ⁢
                  2
                
              
            
          
        
        ⁢
        
          

        
        ⁢
        
          
            
              C
              B
            
            ⁢
            
              
                d
                
                  v
                  CB
                
              
              
                d
                t
              
            
          
          =
          
            
              
                (
                
                  1
                  -
                  
                    q
                    1
                  
                  -
                  
                    q
                    2
                  
                
                )
              
              ·
              
                i
                Lm
              
            
            +
            
              
                (
                
                  1
                  -
                  
                    q
                    1
                  
                
                )
              
              ·
              
                i
                
                  L
                  ⁢
                  
                    
                  
                  ⁢
                  1
                
              
            
            -
            
              
                (
                
                  1
                  -
                  
                    q
                    2
                  
                
                )
              
              ·
              
                i
                
                  L
                  ⁢
                  
                    
                  
                  ⁢
                  2
                
              
            
          
        
        ⁢
        
          

        
        ⁢
        
          
            
              C
              1
            
            ⁢
            
              
                d
                
                  v
                  
                    C
                    ⁢
                    
                      
                    
                    ⁢
                    1
                  
                
              
              
                d
                t
              
            
          
          =
          
            
              -
              
                
                  
                    v
                    
                      C
                      ⁢
                      
                        
                      
                      ⁢
                      1
                    
                  
                  +
                  
                    v
                    
                      C
                      ⁢
                      
                        
                      
                      ⁢
                      2
                    
                  
                
                R
              
            
            +
            
              
                (
                
                  1
                  -
                  
                    q
                    1
                  
                
                )
              
              ·
              
                [
                
                  n
                  ·
                  
                    (
                    
                      
                        i
                        
                          L
                          ⁢
                          
                            
                          
                          ⁢
                          1
                        
                      
                      -
                      
                        i
                        
                          L
                          ⁢
                          
                            
                          
                          ⁢
                          m
                        
                      
                    
                    )
                  
                
                ]
              
            
          
        
        ⁢
        
          

        
        ⁢
        
          
            
              C
              2
            
            ⁢
            
              
                d
                
                  v
                  
                    C
                    ⁢
                    
                      
                    
                    ⁢
                    2
                  
                
              
              
                d
                t
              
            
          
          =
          
            
              -
              
                
                  
                    v
                    
                      C
                      ⁢
                      
                        
                      
                      ⁢
                      1
                    
                  
                  +
                  
                    v
                    
                      C
                      ⁢
                      
                        
                      
                      ⁢
                      2
                    
                  
                
                R
              
            
            +
            
              
                (
                
                  1
                  -
                  
                    q
                    2
                  
                
                )
              
              ·
              
                [
                
                  n
                  ·
                  
                    (
                    
                      
                        i
                        
                          L
                          ⁢
                          
                            
                          
                          ⁢
                          2
                        
                      
                      +
                      
                        i
                        Lm
                      
                    
                    )
                  
                
                ]
              
            
          
        
      
    
    
      
        (
        1
        )
      
    
  




where n is the “turns ratio” of winding NP1 to winding NS1. When zero rippled is assumed to inductor currents and capacitor voltages and the fast average method is applied, the capacitor equilibrium voltages can be found as shown in equation (EQ 2):





  
    
      
        
          
            V
            
              C
              ⁢
              
                
              
              ⁢
              1
            
          
          =
          
            
              
                [
                
                  
                    V
                    CB
                  
                  +
                  
                    
                      V
                      1
                    
                    /
                    
                      (
                      
                        1
                        -
                        
                          D
                          1
                        
                      
                      )
                    
                  
                
                ]
              
              n
            
            =
            
              
                [
                
                  
                    V
                    2
                  
                  +
                  
                    
                      D
                      1
                    
                    ⁢
                    
                      
                        V
                        1
                      
                      /
                      
                        (
                        
                          1
                          -
                          
                            D
                            1
                          
                        
                        )
                      
                    
                  
                
              
              n
            
          
        
        ⁢
        
          

        
        ⁢
        
          
            V
            
              C
              ⁢
              
                
              
              ⁢
              2
            
          
          =
          
            
              
                [
                
                  
                    -
                    
                      V
                      CB
                    
                  
                  +
                  
                    
                      V
                      2
                    
                    /
                    
                      (
                      
                        1
                        -
                        
                          D
                          2
                        
                      
                      )
                    
                  
                
                ]
              
              n
            
            =
            
              
                [
                
                  
                    V
                    1
                  
                  +
                  
                    
                      D
                      2
                    
                    ⁢
                    
                      
                        V
                        2
                      
                      /
                      
                        (
                        
                          1
                          -
                          
                            D
                            2
                          
                        
                        )
                      
                    
                  
                
                ]
              
              n
            
          
        
        ⁢
        
          

        
        ⁢
        
          
            V
            CB
          
          =
          
            
              V
              1
            
            -
            
              V
              2
            
          
        
      
    
    
      
        (
        2
        )
      
    
  




where D1 and D2 are the duty cycles for input switches S1 and S2. The output/load voltage is the sum of the two output capacitor voltages. Therefore, the sources-to-load voltage relationship can be represented as shown in equation (EQ 3):





  
    
      
        
          V
          out
        
        =
        
          
            
              V
              
                C
                ⁢
                
                  
                
                ⁢
                1
              
            
            +
            
              V
              
                C
                ⁢
                
                  
                
                ⁢
                2
              
            
          
          =
          
            
              
                V
                1
              
              
                n
                ⁡
                
                  (
                  
                    1
                    -
                    
                      D
                      1
                    
                  
                  )
                
              
            
            +
            
              
                V
                2
              
              
                n
                ⁡
                
                  (
                  
                    1
                    -
                    
                      D
                      2
                    
                  
                  )
                
              
            
          
        
      
    
    
      
        (
        3
        )
      
    
  




Previously designed multiple-input push-pull power converters do not have the factor of a “turns ratio” in their own sources-to-load voltage relationship, which means that the ranges of the sources-to-load voltage transfer ratios in these previously designed multiple-input power converters are limited by the duty cycle limitations.
Experimental results of converter 100 are shown in FIG. 8 in accordance with an embodiment of the present invention with R=105Ω, CB=2.2 μF, Co1=Co2=560 μF, n=0.5, and L1=L2=320 μH. The input and output conditions of the experiment are V1=19V, D1=0.5, IL1=5.85 A, V2=13.7V, D2=0.625, IL2=8.07 A, VLoad=146, and ILoad=1.38 A. High inputs-to-output voltage transfer ratios and high efficiency are observed in the experimental results. Moreover, the topologies of the present invention have lower component numbers when compared to previously designed soft-switching and isolated multiple-input power converters thereby providing a cost effective alternative. In other words, the cost of the topologies of the present invention could be lower than previously designed isolated multiple-input power converters.
Other topologies of the present invention (FIGS. 9-14) implementing the principles of the present invention also provide a wider range of sources-to-load voltage transfer ratios, a lower circuit implementation cost and lower component numbers in comparison to previously designed multiple-input power converter topologies as discussed below.
A second type of a dual-input isolated push-pull connected boost power converter 900 is shown in FIG. 9 in accordance with an embodiment of the present invention.
Referring to FIG. 9, in comparison to converter 100 of FIG. 1, converter 900 includes an auxiliary transformer TAUX (as opposed to the primary transformer) in replace of inductors L1 and L2. The input voltage source V1 is connected to the primary winding of auxiliary transformer TAUX and the input voltage source V2 is connected to the secondary winding of auxiliary transformer TAUX. The secondary winding of auxiliary transformer TAUX is connected to the input port of output rectifier stage 200, 300, 400 (FIGS. 2-4).
A first type of a dual-input isolated push-pull connected buck-boost power converter 1000 is shown in FIG. 10 in accordance with an embodiment of the present invention.
Referring to FIG. 10, in comparison to converter 100 of FIG. 1, converter 1000 includes a reversal of the layout of input switches S1, S2 and inductors L1, L2. The terminal of input switch S2 is now connected to the input port of output rectifier stage 200, 300, 400 (FIGS. 2-4). Furthermore, the terminal of inductor L1 is now connected to capacitor CB.
A second type of a dual-input isolated push-pull connected buck-boost power converter 1100 is shown in FIG. 11 in accordance with an embodiment of the present invention.
Referring to FIG. 11, in comparison to converter 1000 of FIG. 10, converter 1100 replaces inductors L1 and L2 with auxiliary transformer TAUX (as opposed to the primary transformer).
A multiple-input isolated push-pull connected buck-boost power converter 1200 is shown in FIG. 12 in accordance with an embodiment of the present invention.
Referring to FIG. 12, converter 1200 includes multiple levels of input voltage sources V1 . . . VN, where N is a positive integer number. Input voltage source V1 is connected in series with input switch S1 with is connected in series with inductor L1. The terminal of inductor L1 is connected to an input capacitor CB, which is connected to the input port of output rectifier stage 200, 300, 400 (FIGS. 2-4), whose output is connected to a load. Input voltage source V2 is connected in series with a forward conducting and bidirectional blocking (FCBB) switch S2 (operated by a Silicon Controlled Rectifier (SCR)) which is connected in series with inductor L2. The terminal of switch S2 is connected to the input port of output rectifier stage 200, 300, 400. Input voltage sources V3 . . . VN are connected in series with a FCBB switch S3 . . . SN (operated by a SCR), where N is a positive integer number, and where the terminal of each switch S3 . . . SN is connected to the input port of output rectifier stage 200, 300, 400.
A dual-input isolated push-pull connected single-ended primary-inductor power converter 1300 is shown in FIG. 13 in accordance with an embodiment of the present invention.
Referring to FIG. 13, converter 1300 includes a first voltage source V1 connected in series with inductor L1 which is connected in series with switch S1 and capacitor C1. Capacitor C1 is connected in series with inductor Lo1, which are both connected to an input port of output rectifier stage 200, 300, 400 (FIGS. 2-4), whose output is connected to a load. Converter 1300 further includes a second voltage source V2 connected in series with inductor L2 which is connected in series with switch S2 and capacitor C2. Capacitor C2 is connected in series with inductor Lo2, which are both connected in series with capacitor CB, which is connected to the other input port of output rectifier stage 200, 300, 400.
A multiple-input isolated push-pull single-ended primary-inductor power converter 1400 is shown in FIG. 14 in accordance with an embodiment of the present invention.
Referring to FIG. 14, in comparison to converter 1300 of FIG. 13, converter 1400 includes multiple levels of input voltage sources V2 . . . VN, where N is a positive integer number, connected in series with inductors L2 . . . LN, which is connected in series with FCBB switches S2 . . . SN (operated by a SCR) and capacitors C2 . . . CN. Capacitors C2 . . . CN are connected in series with inductors Lo2 . . . LoN, which are both connected in series with capacitor CB, which is connected to the input port of output rectifier stage 200, 300, 400.
The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.

## Claims

1. A multiple-input power converter transferring energy from multiple input sources to a load, the multiple-input power converter comprising:
a first input voltage source connected in series with a first inductor, wherein said first inductor is serially connected with a first switch;
a second input voltage source connected in series with a second inductor, wherein said second inductor is serially connected with a second switch;
a first capacitor, wherein a terminal of said first switch is connected to said first capacitor;
an output rectifier stage, wherein a terminal of said second inductor is connected to a first input port of said output rectifier stage, wherein said capacitor is serially connected with a second input port of said output rectifier stage, wherein said first and second input ports are connected to a primary winding of a single transformer of said output rectifier stage; and
a load connected to an output port of said output rectifier stage.

2. The multiple-input power converter as recited in claim 1, wherein said output rectifier stage comprises:
a second capacitor connected in parallel to said output port;
a third and a fourth switch serially-connected, wherein said third and fourth switches are connected in parallel with said output port; and
a fifth and a sixth switch serially-connected, wherein said fifth and sixth switches are connected in parallel with said output port;
wherein a terminal of said third switch and a terminal of said sixth switch are connected to a secondary winding of said transformer.

3. The multiple-input power converter as recited in claim 1, wherein said output rectifier stage comprises:
a third and a fourth switch serially-connected, wherein said third and fourth switches are connected in parallel with said output port; and
a second and a third capacitor serially-connected, wherein said second and third capacitors are connected in parallel with said output port;
wherein a terminal of said third switch and a terminal of said third capacitor are connected to a secondary winding of said transformer.

4. The multiple-input power converter as recited in claim 1, wherein said output rectifier stage comprises:
a second capacitor connected in parallel to said output port; and
a third and a fourth switch serially-connected, wherein said third and fourth switches are in series with said second capacitor;
wherein said third and fourth switches are connected to secondary windings of said transformer.

5. A multiple-input power converter transferring energy from multiple input sources to a load, the multiple-input power converter comprising:
a first input voltage source connected in series with a primary winding of an auxiliary transformer, wherein said primary winding of said auxiliary transformer is serially connected with a first switch;
a second input voltage source connected in series with a secondary winding of said auxiliary transformer, wherein said secondary winding of said auxiliary transformer is serially connected with a second switch;
a first capacitor, wherein a terminal of said first switch is connected to said first capacitor;
an output rectifier stage, wherein said secondary winding of said auxiliary transformer is connected to a first input port of said output rectifier stage, wherein said capacitor is serially connected with a second input port of said output rectifier stage; and
a load connected to an output port of said output rectifier stage.

6. The multiple-input power converter as recited in claim 5, wherein said output rectifier stage comprises:
said first and second input ports connected to a primary winding of a transformer;
a second capacitor connected in parallel to said output port;
a third and a fourth switch serially-connected, wherein said third and fourth switches are connected in parallel with said output port; and
a fifth and a sixth switch serially-connected, wherein said fifth and sixth switches are connected in parallel with said output port;
wherein a terminal of said third switch and a terminal of said sixth switch are connected to a secondary winding of said transformer.

7. The multiple-input power converter as recited in claim 5, wherein said output rectifier stage comprises:
said first and second input ports connected to a primary winding of a transformer;
a third and a fourth switch serially-connected, wherein said third and fourth switches are connected in parallel with said output port; and
a second and a third capacitor serially-connected, wherein said second and third capacitors are connected in parallel with said output port;
wherein a terminal of said third switch and a terminal of said third capacitor are connected to a secondary winding of said transformer.

8. The multiple-input power converter as recited in claim 5, wherein said output rectifier stage comprises:
said first and second input ports connected to a primary winding of a transformer;
a second capacitor connected in parallel to said output port; and
a third and a fourth switch serially-connected, wherein said third and fourth switches are in series with said second capacitor;
wherein said third and fourth switches are connected to secondary windings of said transformer.

9. A multiple-input power converter transferring energy from multiple input sources to a load, the multiple-input power converter comprising:
a first input voltage source connected in series with a first switch, wherein said first switch is serially connected with a first inductor;
a second input voltage source connected in series with a second switch, wherein said second switch is serially connected with a second inductor;
a first capacitor, wherein a terminal of said first inductor is connected to said first capacitor;
an output rectifier stage, wherein a terminal of said second switch is connected to a first input port of said output rectifier stage, wherein said capacitor is serially connected with a second input port of said output rectifier stage, wherein said first and second input ports are connected to a primary winding of a single transformer of said output rectifier stage; and
a load connected to an output port of said output rectifier stage.

10. The multiple-input power converter as recited in claim 9, wherein said output rectifier stage comprises:
a second capacitor connected in parallel to said output port;
a third and a fourth switch serially-connected, wherein said third and fourth switches are connected in parallel with said output port; and
a fifth and a sixth switch serially-connected, wherein said fifth and sixth switches are connected in parallel with said output port;
wherein a terminal of said third switch and a terminal of said sixth switch are connected to a secondary winding of said transformer.

11. The multiple-input power converter as recited in claim 9, wherein said output rectifier stage comprises:
a third and a fourth switch serially-connected, wherein said third and fourth switches are connected in parallel with said output port; and
a second and a third capacitor serially-connected, wherein said second and third capacitors are connected in parallel with said output port;
wherein a terminal of said third switch and a terminal of said third capacitor are connected to a secondary winding of said transformer.

12. The multiple-input power converter as recited in claim 9, wherein said output rectifier stage comprises:
a second capacitor connected in parallel to said output port; and
a third and a fourth switch serially-connected, wherein said third and fourth switches are in series with said second capacitor;
wherein said third and fourth switches are connected to secondary windings of said transformer.