# Patent

## Title
Power factor correction drive circuit topologies and control for switched reluctance machines

## Abstract

Drive circuits that provide power factor correction and input current waveform shaping for controlling the speed and torque in a switched reluctance machine (SRM). The machine's phase windings are split into two segments, one of which is used for active power factor correction, input ac current waveform shaping and partial torque generation and the other of which is used for torque generation.

## Background
This application claims priority to U.S. provisional application 61/318,506 filed Mar. 29, 2010, the content of which is incorporated herein by reference.


BACKGROUND OF THE RELATED ART
Power factor is defined as the cosine of the phase angle between the instantaneous alternating current (ac) voltage and current considering only the fundamental values of the ac voltages and currents. Unity power factor is achieved when the phase angle between the voltage and current is zero. It is desired to have unity power factor when drawing power from the utility so that only real power is drawn from the utility and no reactive power is drawn from the utility by. The investment on the generating and distribution equipments from the utility side will be minimized when only real power, having a power factor of unity, is drawn from the utility.
Power converts having rectifiers distort ac current from the utility supply, leading to non-sinusoidal current waveforms that introduce harmonics other than the fundamental that are undesirable in the operation of the utility. Additionally, these harmonics contribute to additional losses that do not exist when only sinusoidal currents are being drawn from the utility. Therefore, power factor correction and input current waveform shaping are of importance in motor drives applications, because of regulations and incentives from utilities to encourage users to build unity power factor operation into their systems so as to draw sinusoidal current from the utility. Common ways to incorporate these features are: (1) to add a separate unity power factor (UPF) correction circuit, which is an expensive approach and takes additional space and volume for installation, and (ii) to reuse a full-bridge controlled rectifier operating in a boost mode, which is an expensive solution.
A solution was patented by Krishnan Ramu (U.S. Pat. No. 7,271,564, Issued: Sep. 18, 2007) which addresses these challenges with a single transistor for a two phase machine. There are distinct disadvantages associated with the single-transistor power converter. One disadvantage is the limited torque generating region for a two phase machine. When phase A is conducting, phase B has to conduct, too. The torque production of these two phases are usually of opposite polarity most of the time. Therefore, the net torque production in such a circuit with two phase windings will have reduced output. A reduced torque outcome can be proven easily by looking at the instantaneous torque generation in two phases of the SRM.
An exception can be made such that that the currents in the two phases is unequal, so the torque contributions from the two phases are unequal in magnitude. The net torque is still reduced when the currents in the phases are unequal. Moreover, the reduced or smaller torque is produced in every alternate torque generation region of either phase A or B, whichever can produce the maximum torque compared to the other phase. Assume phase B has less winding turns and phase A has more turns. The unequal number of turns between the phases makes phase B the auxiliary phase, with smaller torque generating capability compared to phase A. Therefore, Tea-Teb, where Tea and Teb are the torque due to phase A and phase B of the SRM, is positive when phase Ns torque generation region is positive. This net positive torque comes every alternate phase cycle thus average torque produced is halved, resulting in smaller torque output.
A circuit with two switches and two diodes per phase requires external boost inductors for each phase to address the problem of power factor correction. The external inductors are expensive, they require additional space in the motor drive system, and they require additional cooling to dissipate core and resistive winding losses. Most importantly, these external inductors receive current from the ac side but do not produce any useful torque, as they are not part of the electromagnetic system inside the SRM. The lack of useful torque provided by the external inductors is the biggest negative of the circuit and its operation.
SUMMARY OF THE INVENTION
An object of the invention is to address the above-described short-comings of the related art by employing split windings in a switched reluctance machine (SRM) that form part of the power factor correction circuit.
In accordance with the exemplary embodiment of the present invention an SRM is provided that comprises a stator having plurality of poles each of which has its concentric winding that are connected amongst themselves in a manner to achieve a required number of machine phases and a rotor having a plurality of poles with neither windings nor permanent magnets on the rotor poles. An electronic power converter that is capable of controlling the power flow to the SRM phase windings with one transistor per phase winding that requires split of a phase winding in to two parts, that are not necessarily equal but can be equal if desired. These two parts of the phase winding enable power flow through the power converter with the transistor and diodes. One part, called first part, of the phase winding allows flow of power from the ac input supply with sinusoidal part currents thus contributing to a varying input power to a part of the machine output. The other part, called second pall, of the same phase winding allows the flow of power from a dc capacitor charged previously from the ac supply thus providing a constant power flow to this part of the winding or it can be modulated to provide a varying power input to the machine such that the varying input power to the first part of the machine phase in combination with the varying part of the second part of the machine phase can result in constant power input. An electronic power converter is the object of invention which allows for the split phase windings to be connected with only one transistor per phase to supply power to both parts of the phase winding and in the process control the input power factor on the ac supply input side. Control strategies to realize the power factor control on the ac supply input side drawing part of full sinusoidal current on the ac supply input side while simultaneously maintaining the required power and torque output in the SRM is another object of the invention with the electronic power converter invention. The object of the invention is to regulate the air gap power while maintaining the speed command enforced using air gap power feedback control and similarly enforce torque control with torque feedback control with the power electronic converter operating on a SRM in the invention. Further object of the invention is to make the air gap power control insensitive to parameter variations such as resistive losses to work with the invention power electronic converter and the SRM. The power electronic converter invention is further modified to have only one dc capacitor instead of two capacitors for compactness and low cost implementation and that is another object of the invention. Split phase windings with a two transistors per phase configuration in the invention allows for another object of invention of both power factor control at the input ac supply side and providing for continuous power control of the entire phase winding. Modifications of the invention with one transistor per part of the phase winding to a total of three transistors for the four parts phase windings of the two phase SRM are the objects of the invention to provide a class of power factor correcting SRM drives with different performance characteristics to cater to various applications that may arise in the market. Further object of the invention is an electronic power converter circuit to work with split phase windings and a small capacitor and only transistor and one diode per phase of the machine winding to provide power factor control at the input ac supply side, allowing to draw sinusoidal current on the ac supply input side while simultaneously providing torque and power control to the SRM without using any external inductors or additional devices to achieve the same. A further object of the invention is to have a SRM with windings that can be part of the phase windings and that can be placed on the back iron of the stator lamination stack of the SRM. Further object of the invention is that these windings placed on the back iron of the SRM stator will produce flux that can be additive or subtractive to the fluxes engendered by the winding on the stator poles.



BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates a single switch per phase converter without a full diode bridge rectifier for a two phase SRM;
FIG. 2 illustrates the advance commutation of current in a phase winding to prevent negative torque generation;
FIG. 3 illustrates a flow chart for control of the SRM of FIG. 1;
FIG. 4 illustrates phase A currents with both coils having currents;
FIG. 5 illustrates phase A currents and voltages during one PWM cycle;
FIG. 6 illustrates the evaluation of instantaneous duty cycle reference for phase A for control system 1;
FIG. 7 illustrates schematic of control system 2;
FIG. 8 illustrates gate processor action and resulting waveforms from control system 2;
FIG. 9 illustrates the current control of phase A;
FIG. 10 illustrates gate signal processor schematic for current control illustrated in FIG. 9;
FIG. 11 illustrates the implementation block diagram for control system 3;
FIG. 12 illustrates the parameter insensitive implementation of control system 3;
FIG. 13 illustrates the implementation in block diagram form of control system 4;
FIG. 14 illustrates an alternative realization of the invented converter in FIG. 1;
FIG. 15 illustrates a circuit with power factor correction for single phase SRM;
FIG. 16 illustrates a circuit with power factor correction derived from the converter in FIG. 15, for a two phase SRM with two part windings in each phase;
FIG. 17 illustrates a circuit with power factor correction derived from converter in FIG. 15 with reduced number of switches for a two phase SRM;
FIG. 18 illustrates a circuit for power factor correction and drive for a two phase SRM with single switch per phase;
FIG. 19 illustrates a conventional 4/2 SRM with phase windings on the back iron for power factor correction;
FIG. 20 illustrates a 4/2 SRM lamination;
FIG. 21(a) illustrates a method to prevent the windings on the back iron by salient features on the outside of the stator lamination;
FIG. 21(b) illustrates methods to prevent the windings on the back iron by salient features on the inside of the lamination.



DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 illustrates a single switch per phase power 100 for a two phase SRM. Power converter 100 has one transistor for each phase, each phase comprising two coils. Consider a two phase SRM with phases A and B having exact equivalency in windings. Each phase has multiple coils. For illustration consider them having two coils per phase, i.e. A1 104 and A2 105 for phase A and B1106 and B2 107 for phase B. Note that A1 104 and A2 105 and likewise B1 106 and B2 107 need not have equal number of turns but A1 104 and B1 106 and A2 105 and B2 107 are assumed to have equal number of turns to optimize the output torque. Many phase coil arrangement techniques are possible for realizing the SRM. U.S. Provisional Patent Application Ser. No. 60/955,661 by the same inventor Krishnan Ramu titled Power Factor Correction for Switched Reluctance Machines describes SRM winding configurations in FIG. 3, FIG. 4, and FIG. 6 that are suitable for power factor correction drive circuit 100. Transistor TA 102 drive phase A and transistor TB 103 drives phase B.
Consider the operation of the circuit associated with phase A winding coils A1 104 and A2 105. At the start of the circuit operation and immediately after energization of the circuit, capacitor CA 108 is charged in the positive cycle of input alternating current (ac) voltage 101 and CB 109 is charged to peak of input ac voltage 101 vi during negative half cycle of input ac voltage 101 application. Capacitor CA 108 is charged through diode D2 110. Diode D2 110 ensures that voltage across CA 108, Vs1, is maintained to some level to supply winding A2 105 when ac input voltage vi 101 is having a negative half cycle, with D1 111 reversed biased as a result. The presence of diode D2 110 makes such a difference from previous art in connection with SRM drive in that it provides a path for energy input to A2 105. Coil A2 105 is assured of energy input when so desired and when energy becomes unavailable from ac supply during negative half-cycles for phase A (and likewise for positive half-cycles for phase B overcome by D4 114). The addition of diode D2 110 removes one of the major drawbacks of the power factor correction circuits in U.S. Provisional Patent Application Ser. No. 60/955,661. With the charging of capacitor CA 108, voltage Vs1 can be assumed to be a constant and remains so on average during the operation of the circuit.
Assume voltage vra is positive and phase A is in a region when excited that will produce a positive or motoring torque. Turning on the gate signal of transistor TA 102 will apply a voltage vra on winding A1 104, enabling a current iA1 in it. At the same time, a voltage Vs1 is applied across coil A2 105 initiating a current iA2 in it. Transistor TA 102 carries both the currents iA1 and iA2 and

iTA=iA1+iA2  (1)

The current in A1 104 is programmed to be sinusoidal. The sinusoidal current can be realized through either hysteresis or pulse width modulation (PWM) control. Considering hysteresis current control for illustration here, transistor TA 102 is turned off when the current in coil A1 104 exceeds its command value (reference value) iA1* by the hysteresis window Δi.
The switching logic then is,

If(iA1−iA1*)≧Δi,turn off TA  (2)

If(iA1−iA1*)≦−Δi,turn on TA  (3)

Under condition (2), i.e., when TA 102 is turned off, current iA1 is diverted through DA 114 to capacitor CA 108, thus charging it. At the same time, the current in coil A2 105 is also rerouted through D2 110 and back to A2 105 with the result that the applied voltages across A1 104 and A2 105 are:

vA1=vra−vs1  (4)

vA2=0  (5)

And the currents in transistor TA 102 and diodes D1 111 and DA 114 when TA 102 is turned off are,

iDA=(iA2+iA1)  (6)

iD1=iA1  (7)

iTA=0  (8)

Turning on and off transistor TA 102 goes on in the entire phase cycle when phase A remains in the positive torque region for motoring. Before the phase can generate negative torque, transistor TA 102 is turned off for good. The current in coil A1 104 will decay fast and it is determined by the voltage (vra−Vs1) to commutate the current. The current in coil A2 105 will take longer time to decay as the current is freewheeling and zero voltage is applied across it. The substantial negative voltage in coil A1 104 is not applied to A2 105. Therefore, in order not to incur negative torque generation in A2 105 (more than in A1 104), the turning off of transistor TA 102 has to be predetermined and initiated well before the negative torque generation region starts.
FIG. 2 illustrates the advance commutation of current in a phase winding to prevent negative torque generation. Angle θC is the angle of advance commutation before current iA2 enters a negative torque region. Between θ1 and θ2, torque produced will be positive and between θ3 and θ2, negative torque is produced when a current is present in a coil. The notations in FIG. 2 are:
LA2→Inductance of coil A2 105 vs rotor position for a fixed current in it.
TLA2→Electromagnetic torque generated by 105 when current iA2 is present in it.
iA2,iA2*→A2 105 current and its command.
Consider vra being negative, i.e., the input ac is in negative half cycle 101. When vra is negative, turning on transistor TA 102 will only energize winding A2 105 with the energy stored in capacitor 108 and torque can be harvested. Note that energy required to charge capacitor CA 108 is always available through diode D2 110. Nevertheless, capacitor CA 108 has to be sized to contain energy to support coil A2 105 current during negative half cycle of the ac supply input. Circuits in U.S. Pat. No. 7,271,564 cannot energize both coils of a phase as energy in CA 108 is limited by the boost operation only Hence, capacitor CA 108 would have a smaller energy storage, thereby crimping the torque generation of coil A2 105 during negative half cycles of ac supply input 101 to the circuit.
It should be noted that phase B operates in a similar fashion to phase A. Transistor TB 103 can draw current from the ac supply 101 to energize B1 106 only when vrb is positive. When vrb is negative, energy stored in capacitor CB 109 is used to energize coil B2 107, and diode D3 113 is reverse biased. Diode D4 112 charges Cb 109 during the negative half cycle of ac supply 101.
Control of Current in Phase A:
Based on the understanding of circuit 100 in FIG. 1 developed in the description above, the control of phase A is derived in the following. The objective of the control system is to get the maximum torque out of phase with one or both of its coils working. The coils in a phase may work depending on the positive or negative half cycles of ac supply 101.
FIG. 3 illustrates a flow chart 300 for control of the SRM of FIG. 1. Suppose phase A is selected for activation within decision block 310. Phase A is activated with a small initial duty cycle d0 by switching on the appropriate transistor in block 320. The coil currents iA1 and iA2 are measured according to block 330. If both coil currents are greater than zero, then use one algorithm to determine the duty cycle as per block 340 based on a torque command. If only coil A2 105 has current because the ac input is going through a negative half cycle and iA1=0, then use a different algorithm to determine the duty cycle. After the duty cycle is determined, update the time with the PWM period T 350 and see whether the phase conduction period is over or not block 340. If the conduction period is over, proceed to 370 and change the control of phase B. If phase B's activation has to be advanced, even before phase A's conduction period is over, it can be simply done by calculating the onset of phase B based on ωt and then a branching can be done. The variable ω is the speed of the motor and variable t is the current time.
FIG. 4 illustrates 400 phase A currents with both coils having currents. The current in coil A1 104 is piece-wise sinusoidal 402, and in coil A2 105 it is rectangular with switching current ripples superimposed 403. The current reference for coil A1 104 has to follow a sinusoidal shape to make the ac supply current sinusoidal. The current reference for coil A2 105 will be more or less flat and rectangular in shape. The torque reference, Te*, is usually apportioned to the coil A1 104 and A2 105 torque reference, viz., Te1 and Te2, respectively and given by

Te*=Te1*+Te2*  (9)

The key to apportioning torque and calculating the duty cycle of transistor TA 105 lies in the derivations that follow. The torque in each coil is found explicitly in terms of the input voltage and duty cycle of transistor 105. Then their references become obvious. Only one PWM period is considered and the corresponding voltages applied to coils A1 104 and A2 105 of phase A are found and plotted in FIG. 5 500 {from equations (4) and (5)}.
In the equations that follow, λ1 is the flux linkage of A1 105, Vm is the peak voltage of ac supply 101, and d is the duty cycle of TA 102. Assuming Vs1 is a constant, the flux linkage of coil A1 104 is written as:




  
    
      
        
          
            
              
                
                  λ
                  1
                
                ⁡
                
                  (
                  
                    t
                    +
                    T
                  
                  )
                
              
              =
              
                
                  ∫
                  
                    
                      V
                      
                        A
                        ⁢
                        
                          
                        
                        ⁢
                        1
                      
                    
                    ⁢
                    
                      d
                      t
                    
                  
                
                +
                
                  
                    λ
                    1
                  
                  ⁡
                  
                    (
                    t
                    )
                  
                
              
            
          
        
        
          
            
              =
              
                
                  
                    ∫
                    t
                    
                      t
                      +
                      dt
                    
                  
                  ⁢
                  
                    
                      V
                      m
                    
                    ⁢
                    
                      
                    
                    ⁢
                    
                      sin
                      ⁡
                      
                        (
                        
                          ω
                          ⁢
                          
                            
                          
                          ⁢
                          t
                        
                        )
                      
                    
                    ⁢
                    
                      d
                      t
                    
                  
                
                +
                
                  
                    ∫
                    
                      t
                      +
                      dt
                    
                    
                      t
                      +
                      T
                    
                  
                  ⁢
                  
                    
                      -
                      
                        [
                        
                          
                            v
                            
                              s
                              ⁢
                              
                                
                              
                              ⁢
                              1
                            
                          
                          -
                          
                            
                              V
                              m
                            
                            ⁢
                            
                              sin
                              ⁡
                              
                                (
                                
                                  ω
                                  ⁢
                                  
                                    
                                  
                                  ⁢
                                  t
                                
                                )
                              
                            
                          
                        
                        ⁢
                        
                          
                        
                        ]
                      
                    
                    ⁢
                    
                      d
                      t
                    
                  
                
                +
                
                  
                    λ
                    1
                  
                  ⁡
                  
                    (
                    0
                    )
                  
                
              
            
          
        
      
    
    
      
        (
        10
        )
      
    
  
  
    
      
        
          But
          ⁢
          
            
          
          ⁢
          
            
              ∫
              t
              
                t
                +
                dt
              
            
            ⁢
            
              
                V
                m
              
              ⁢
              
                
              
              ⁢
              
                sin
                ⁡
                
                  (
                  
                    ω
                    ⁢
                    
                      
                    
                    ⁢
                    t
                  
                  )
                
              
              ⁢
              
                d
                t
              
            
          
        
        ≈
        
          
            d
            T
          
          ⁢
          
            {
            
              
                
                  
                    V
                    m
                  
                  ⁢
                  
                    sin
                    ⁡
                    
                      (
                      
                        ω
                        ⁢
                        
                          
                        
                        ⁢
                        t
                      
                      )
                    
                  
                
                +
                
                  sin
                  ⁡
                  
                    (
                    
                      ω
                      ⁢
                      
                        
                      
                      ⁢
                      
                        
                          t
                          +
                          dT
                        
                        _
                      
                    
                    )
                  
                
              
              2
            
            }
          
        
        ≈
        
          
            dT
            ·
            
              V
              m
            
          
          ⁢
          
            sin
            ⁡
            
              (
              
                ω
                ⁢
                
                  
                
                ⁢
                t
              
              )
            
          
        
      
    
    
      
        (
        11
        )
      
    
  




assuming dT<<t
likewise,

∫t+dtt+T−(vs1−Vm sin(ωt))dt=−Vs1(1−d)T+(1−d)TVm sin(ω t+dT)≈(1−d)T[Vm sin(ωt)−(1−d)Vs1]  (12)

Then the flux linkage of coil A1 104 are,

λ1(t+T)=TVm sin(ωt)−T(1−d)Vs1+λ1t  (13)

where λ1(t) is the initial condition of λ1 at time t.
The current in A1 104 is calculated:




  
    
      
        
          i
          
            A
            ⁢
            
              
            
            ⁢
            1
          
        
        =
        
          
            
              λ
              1
            
            
              L
              
                A
                1
              
            
          
          =
          
            
              i
              1
            
            =
            
              
                
                  
                    TV
                    m
                  
                  ⁢
                  
                    sin
                    ⁡
                    
                      (
                      
                        ω
                        ⁢
                        
                          
                        
                        ⁢
                        t
                      
                      )
                    
                  
                
                -
                
                  
                    T
                    ⁡
                    
                      (
                      
                        1
                        -
                        d
                      
                      )
                    
                  
                  ⁢
                  
                    V
                    
                      s
                      ⁢
                      
                        
                      
                      ⁢
                      1
                    
                  
                
                +
                
                  
                    λ
                    1
                  
                  ⁡
                  
                    (
                    t
                    )
                  
                
              
              
                
                  L
                  
                    A
                    1
                  
                
                ⁡
                
                  (
                  t
                  )
                
              
            
          
        
      
    
    
      
        (
        14
        )
      
    
  
  
    
      
        
          
            i
            1
          
          ⁡
          
            (
            
              t
              +
              T
            
            )
          
        
        ≈
        
          
            
              T
              ⁢
              
                {
                
                  
                    
                      V
                      m
                    
                    ⁢
                    
                      sin
                      ⁡
                      
                        (
                        
                          ω
                          ⁢
                          
                            
                          
                          ⁢
                          t
                        
                        )
                      
                    
                  
                  -
                  
                    
                      (
                      
                        1
                        -
                        d
                      
                      )
                    
                    ⁢
                    
                      V
                      
                        s
                        ⁢
                        
                          
                        
                        ⁢
                        1
                      
                    
                  
                
                }
              
            
            
              
                L
                
                  A
                  1
                
              
              ⁡
              
                (
                t
                )
              
            
          
          +
          
            i
            1
          
        
      
    
    
      
        (
        15
        )
      
    
  




Likewise, the flux linkages in A2 105 are:




  
    
      
        
          
            λ
            2
          
          ⁡
          
            (
            
              t
              +
              T
            
            )
          
        
        =
        
          
            
              ∫
              t
              
                t
                +
                dT
              
            
            ⁢
            
              
                V
                
                  S
                  ⁢
                  
                    
                  
                  ⁢
                  1
                
              
              ⁢
              
                d
                t
              
            
          
          +
          
            
              λ
              2
            
            ⁡
            
              (
              t
              )
            
          
        
      
    
    
      
        (
        16
        )
      
    
  
  
    
      
        
          
            λ
            2
          
          ⁡
          
            (
            
              t
              +
              T
            
            )
          
        
        =
        
          
            dTV
            
              s
              ⁢
              
                
              
              ⁢
              1
            
          
          +
          
            
              λ
              2
            
            ⁡
            
              (
              t
              )
            
          
        
      
    
    
      
        (
        17
        )
      
    
  
  
    
      
        
          
            i
            
              A
              2
            
          
          ⁡
          
            (
            
              t
              +
              T
            
            )
          
        
        =
        
          
            
              i
              2
            
            ⁡
            
              (
              
                t
                +
                T
              
              )
            
          
          =
          
            
              
                
                  λ
                  2
                
                ⁡
                
                  (
                  
                    t
                    +
                    T
                  
                  )
                
              
              
                
                  L
                  
                    A
                    2
                  
                
                ⁡
                
                  (
                  t
                  )
                
              
            
            =
            
              
                
                  dTV
                  
                    s
                    ⁢
                    
                      
                    
                    ⁢
                    1
                  
                
                
                  
                    L
                    
                      A
                      2
                    
                  
                  ⁡
                  
                    (
                    t
                    )
                  
                
              
              +
              
                
                  i
                  2
                
                ⁡
                
                  (
                  t
                  )
                
              
            
          
        
      
    
    
      
        (
        18
        )
      
    
  




where λ2 is the flux linkage of A2 105
and where




  
    
      
        
          
            i
            2
          
          ⁡
          
            (
            t
            )
          
        
        =
        
          
            
              λ
              2
            
            ⁡
            
              (
              t
              )
            
          
          
            
              L
              2
            
            ⁡
            
              (
              t
              )
            
          
        
      
    
    
      
        (
        19
        )
      
    
  




The torques contributed by currents in A1 104 and A2 105 are:




  
    
      
        
          T
          
            e
            ⁢
            
              
            
            ⁢
            1
          
        
        =
        
          
            1
            2
          
          ⁢
          
            i
            1
            2
          
          ⁢
          
            
              d
              
                
                  L
                  
                    A
                    1
                  
                
                ⁡
                
                  (
                  t
                  )
                
              
            
            
              d
              θ
            
          
        
      
    
    
      
        (
        20
        )
      
    
  
  
    
      
        
          T
          
            e
            ⁢
            
              
            
            ⁢
            2
          
        
        =
        
          
            1
            2
          
          ⁢
          
            i
            2
            2
          
          ⁢
          
            
              d
              
                
                  L
                  
                    A
                    2
                  
                
                ⁡
                
                  (
                  t
                  )
                
              
            
            
              d
              θ
            
          
        
      
    
    
      
        (
        21
        )
      
    
  




And the total phase A torque is:




  
    
      
        
          
        
        ⁢
        
          
            
              T
              e
            
            =
            
              
                T
                
                  e
                  ⁢
                  
                    
                  
                  ⁢
                  1
                
              
              +
              
                T
                
                  e
                  ⁢
                  
                    
                  
                  ⁢
                  2
                
              
            
          
          ⁢
          
            

          
          ⁢
          
            
              
                T
                e
              
              ⁡
              
                (
                
                  t
                  +
                  T
                
                )
              
            
            =
            
              
                
                  1
                  2
                
                ⁢
                
                  
                    
                      (
                      
                        
                          d
                          
                            
                              L
                              
                                A
                                1
                              
                            
                            ⁡
                            
                              (
                              t
                              )
                            
                          
                        
                        
                          d
                          θ
                        
                      
                      )
                    
                    ⁡
                    
                      [
                      
                        
                          
                            T
                            ⁢
                            
                              {
                              
                                
                                  
                                    V
                                    m
                                  
                                  ⁢
                                  
                                    sin
                                    ⁡
                                    
                                      (
                                      
                                        ω
                                        ⁢
                                        
                                          
                                        
                                        ⁢
                                        t
                                      
                                      )
                                    
                                  
                                
                                -
                                
                                  
                                    (
                                    
                                      1
                                      -
                                      d
                                    
                                    )
                                  
                                  ⁢
                                  
                                    V
                                    
                                      S
                                      ⁢
                                      
                                        
                                      
                                      ⁢
                                      1
                                    
                                  
                                
                              
                              }
                            
                          
                          
                            
                              L
                              
                                A
                                1
                              
                            
                            ⁡
                            
                              (
                              t
                              )
                            
                          
                        
                        +
                        
                          
                            i
                            1
                          
                          ⁡
                          
                            (
                            t
                            )
                          
                        
                      
                      ]
                    
                  
                  2
                
              
              +
              
                
                  1
                  2
                
                ⁢
                
                  
                    
                      (
                      
                        
                          d
                          
                            
                              L
                              
                                A
                                2
                              
                            
                            ⁡
                            
                              (
                              t
                              )
                            
                          
                        
                        
                          d
                          θ
                        
                      
                      )
                    
                    ⁡
                    
                      [
                      
                        
                          
                            dTV
                            
                              S
                              ⁢
                              
                                
                              
                              ⁢
                              1
                            
                          
                          
                            
                              L
                              
                                A
                                2
                              
                            
                            ⁡
                            
                              (
                              t
                              )
                            
                          
                        
                        +
                        
                          
                            i
                            2
                          
                          ⁡
                          
                            (
                            t
                            )
                          
                        
                      
                      ]
                    
                  
                  2
                
              
            
          
        
      
    
    
      
        (
        22
        )
      
    
  




FIG. 6 illustrates the evaluation 600 of an instantaneous duty cycle reference for phase A. At the onset of phase A's energization, the initial conditions are zero for flux linkages and currents. Therefore, i1(t) and i2(t) are known as well as the inductance slopes with respect to rotor position and inductance for the given current and position. The setting of initial conditions and the determination of inductance slopes and inductances for a given current and positions are illustrated in block 601. From block 601, it is concluded that the torque is a function of duty cycle d and time, t, i.e., ωt=θs. Currents i1(t) and i2(t) are solved from equation (15) and (18) for every PWM cycle and substituted in (22) to yield the solution for torque in block 601.
From the torque expression in (22), reference torque for phase A can be written by assuming corresponding variables in reference form as,




  
    
      
        
          
            T
            e
            *
          
          ⁡
          
            (
            
              t
              +
              T
            
            )
          
        
        =
        
          
            
              1
              2
            
            ⁢
            
              
                
                  (
                  
                    
                      d
                      
                        
                          L
                          
                            A
                            1
                          
                        
                        ⁡
                        
                          (
                          
                            θ
                            ,
                            i
                          
                          )
                        
                      
                    
                    
                      d
                      θ
                    
                  
                  )
                
                ⁡
                
                  [
                  
                    
                      
                        
                          
                            T
                            ·
                            
                              V
                              m
                            
                          
                          ⁢
                          
                            sin
                            ⁡
                            
                              (
                              
                                ω
                                ⁢
                                
                                  
                                
                                ⁢
                                t
                              
                              )
                            
                          
                        
                        -
                        
                          
                            (
                            
                              1
                              -
                              
                                d
                                *
                              
                            
                            )
                          
                          ⁢
                          
                            V
                            
                              S
                              ⁢
                              
                                
                              
                              ⁢
                              1
                            
                          
                        
                      
                      
                        
                          L
                          
                            A
                            1
                          
                        
                        ⁡
                        
                          (
                          
                            θ
                            ,
                            i
                          
                          )
                        
                      
                    
                    +
                    
                      
                        i
                        1
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                  
                  ]
                
              
              2
            
          
          +
          
            
              1
              2
            
            ⁢
            
              
                
                  (
                  
                    
                      d
                      
                        
                          L
                          
                            A
                            2
                          
                        
                        ⁡
                        
                          (
                          
                            θ
                            ,
                            i
                          
                          )
                        
                      
                    
                    
                      d
                      θ
                    
                  
                  )
                
                ⁡
                
                  [
                  
                    
                      
                        
                          d
                          *
                        
                        ⁢
                        
                          T
                          ·
                          
                            V
                            
                              S
                              ⁢
                              
                                
                              
                              ⁢
                              1
                            
                          
                        
                      
                      
                        
                          L
                          
                            A
                            2
                          
                        
                        ⁡
                        
                          (
                          
                            θ
                            ,
                            i
                          
                          )
                        
                      
                    
                    +
                    
                      
                        i
                        2
                      
                      ⁡
                      
                        (
                        t
                        )
                      
                    
                  
                  ]
                
              
              2
            
          
        
      
    
    
      
        (
        23
        )
      
    
  




where d* is the duty cycle reference at time t. Therefore, given the torque reference at any time t, the duty cycle can be computed by rearranging (23), shown in 602. After the duty cycle is applied, phase A's coil currents are read for control during the next PWM cycle 603. The rotor position is updated in 604 and inductance and inductance slopes are calculated for the next PWM cycle in 605. The duty cycle d* is updated for the next PWM cycle by following the cyclical path through 606, leading to block 602.
The above system for control of the SRM with novel converter can be termed control system 1. Other control strategies are derived leading to easier computation.
Control System 2:
The parameter dependencies of control system 1 lead to computationally intensive implementations. Control system 1 may not be suitable for low cost applications. Simpler applications such as fans, require a computationally light control scheme.
FIG. 7 illustrates schematic 700 of control system 2. The torque command is used to derive an equivalent current command 701 with a proportional factor and square rooting function as 702:

I*=(√{square root over (Te*)})kit  (24)

The factor Kit can be formed from an experimental or a simulation based torque versus current relationship. The current command I* 701 is a dc value illustrated by 703. The current reference is then converted into an equivalent sine reference iS* 704 by multiplying it with an attenuated rectified signal derived from the supply ac input voltage. The attenuated ac signal is sine reference 705. The shape of the equivalent sine reference is illustrated in 706. The rectified sine voltage is obtained from the main circuit variable vra, also. The gating signal for the transistor is developed from is* 704 by multiplying it with the phase enabling signal for the corresponding phase A or B. Likewise, it then can be turned off after a dwell angle, which corresponds to a dwell time of conduction or either phase given as:




  
    
      
        
          T
          
            d
            ⁢
            
              
            
            ⁢
            ω
          
        
        =
        
          
            θ
            
              d
              ⁢
              
                
              
              ⁢
              ω
            
          
          
            ω
            m
          
        
      
    
    
      
        (
        25
        )
      
    
  




where Tdω is the dwell time of conduction, θdω is the dwell angle in radians (rad), and ωm is the rotor speed in rad/sec. θdω is an input variable.
FIG. 8 illustrates gate processor action and resulting waveforms from control system 2. The gating signal for phase A or B is generated in the gating process and illustrated in FIG. 8 800. The phase conduction (dwell) pulses for phases A and B are generated and conduction (dwell) pulses merge with is* for either time duration. Adω is the conduction pulse for phase A in 800. Then current command is* during that dwell interval serves to put and enforce a current in either phase.
The phase conduction phase Adω can be generated from the rotor position at which the phase starts generating positive (i.e., motoring) torque through all positions in which it can keep generating the torque, which is given by the dwell angle. The dwell angle can be an external input and can be made a function of speed and, to an extent, torque request also. The phase current command iA* can be generated by multiplying Adω and is* and normalizing it, as shown in 801. Current iA* is a small segment of the sine waveform ir* along which the phase A current has to be generated. Currents generated from phase current command iA* 801 are generated by the phase coils A1 104 and A2 105 in graphs 802, and 803, respectively. The duty cycle for phase A is obtained by the closed loop current control as shown in FIG. 9 900. The feedback current 902 in coil A1 104 is filtered in 908 and compared to its command iA* 901 and the error 903 calculated through 904 is amplified and conditioned by a current controller of a proportional plus integral (PI) type 905. The output of current controller 905 is the duty cycle reference for transistor TA 102 and denoted by d* 906. The duty cycle command 906 is fed to converter 907 to drive SRM 909.
In a schematic form, the gate signal processor has the form 1000 illustrated in FIG. 10. A gate signal processor 1010 takes the phase A turn-on signal, based on whether phase A will generate positive torque or not, and the dwell angle to generate phase A's normalized conduction pulse Adω in a conduction pulse generator 1011. Conduction pulse Adω is multiplied with the current command is* by a multiplier 1012. The output of multiplier 1012 is phase A current command iA*. The phase current error from 1013 for coil A1 104 is fed to current controller 1014, whose output is duty cycle d* for phase A.
In control system 2, coil A1 104's current is regulated and the duty cycle determined for coil A2 104 current is applied equally to generate the current in coil A2 105. Therefore, coil A2 105 current control is slave to current control in coil A1 104. Whether the combined currents will produce the desired torque will be determined by the outer speed feedback control loop. The speed error will determine the torque command. Accordingly, the currents in phase A will be coordinated to yield the desired torque. The speed error can be sampled once in a phase conduction period so that the fluctuation in input current can be minimized. Control system 2 does not involve any motor parameters such as LA1,




  
    d
    
      L
      
        A
        1
      
    
  
  
    d
    θ
  




and is insensitive to variations in phase resistances. Hence, control system 2 is easy to implement and easier to tune in the field. Also, the amount of computations for control system 2 is minimized making it attractive to use low cost processors to implement control system 2.

Control System 3:
Control system 3 neither depends on the parameters of the machine nor on the closed-loop feedback control of both phase winding currents. The implementation schematic of control system 3 1100 for one of the two phases is shown in FIG. 11. Control system 3 is based on the fact that commanded air gap power will generate an air gap power to match it. Airgap power control is enforced by a feedback control of speed and resulting air gap power feedback control. The air gap power feedback control forms the inner loop and speed feedback control forms the outer control loop. The speed control loop has a subtractor 1120 to subtract the actual machine speed from its reference to generate a speed error 1121. Speed error 1121 is amplified, conditioned, and normalized using a PI type of controller 1122 whose output is a torque command Te* 1123. An air gap power command 1124 is generated by a multiplication 1125 of speed and torque commands.
The air gap power generated in the machine is found by the instantaneous power in each phase of the machine at a given time. It is arrived at by finding the product of current and voltage in each coil of a phase and then subtracting the resistive losses from it. To estimate phase airgap power for phase A 1110, phase voltages and currents from each coil of phase A are sampled and multiplied through multipliers 1111, 1112 to obtain the input power to both coils of phase A. Resistive losses are estimated by first taking the square of the current in each phase coil through multipliers 1113 and 1114. The squares of the coil currents aren't are scaled by their respective coil resistances in 1115 and 1116 to obtain the resistive loss in each coil of the phase. The resistive losses are subtracted from the input power to their respective phase coils through subtractors 1117 and 1118 to give the airgap power contributed from each phase coil. These airgap powers are summed in 1119 to give the total airgap power of phase A.
The difference 1126 between the airgap power command and the airgap power is an airgap power error 1127. Airgap power error 1127 is fed into an airgap power controller 1128 whose output is a duty cycle command 1129, which is fed to the power converter.
Nomenclature for FIG. 11:
ωm*—Speed command
ωm—Speed
Δωm—Speed errorΔ(ωm*−ωm)
Te*—Torque command
Symbol ‘X’—Multiplier block
Pa*—Airgap power command of
Pa—Airgap power
ΔPa—Airgap power error
vA1,va2—voltages across coils A1 104 and A2 105, respectively
iA1,iA2—current in coils A1 and A2, respectively
RA1—resistance of coils A1 104 and A2 105, respectively
PA1—Air gap power of coil A1 104
PA2—Air gap power of coil A2 105
d*—Duty cycle command
For an n-phase machine, note that ‘n’ number of phase airgap power estimators have to be incorporated in the block diagram. If more than one phase is contributing to torque generation at an instant, then Pa consists of the air gap powers of all the phases whose phase currents are greater than zero. These are the only modifications to make to control block diagram in 1100 to make it applicable to the control of an n-phase machine control. A duty cycle 1129 command that emerges out of the airgap power controller 1128 is steered to various gating circuits of phase transistors using phase conduction periods of corresponding phases. The steering of duty cycle 1129 to various gating circuits is derived in gate signal processor schematic in FIG. 10. Usually the outgoing phase is not energized and only the incoming phase is energized in a multiphase SRM. If the conduction of both phases overlap, it is for a small time and during that small time the same duty cycle is passed on to the transistors of the two phases.
To start and run the SRM without compensating for stator resistive losses, a feed-forward signal from the torque command can be utilized. When the feed-forward signal from the torque command is utilized, all the computations of stator resistive losses go away making the implementation simpler. Such an implementation is shown in FIG. 12 1200.
The stator resistive losses can be predetermined from simulation for a given torque request and the predetermined losses can be programmed in a look-up table 1201. The applicable loss can be recalled and added through summer 1202 with the air gap power command giving the commanded input power. The actual input power of the machine is subtracted by summer 1202 from the commanded input power to provide an error in input power which can be processed through a PI type controller, known as input power controller 1203. The actual input power to the machine is estimated by calculating the input power to each coil in a phase through multipliers 1204, 1205. The input power to each coil is summed through a summer 1206 and then conditioned through a filter 1207 to get the total phase input power. The feedback control implements the input power control as against the airgap power. Control implement in FIG. 12 1200 is free of parameters of the machine.
Implementations for control strategies 2 and 3 require sensing of phase voltages (i.e. coil voltages for each phase). It can easily be done using resistors across the coils and only part of it used for signal extraction. An alternative control system not using voltage signals is developed in the following section.
Control System 4:
Control System 4 compares a command torque and a computed torque using all currents of coils 104, 105, 106, 107 and the rotor position in a torque estimator 1320 to develop a torque error 1302. The torque error then is processed through a PI type controller, knows as a torque controller 1303. The proposed system is principally a feedback control of torque. Therefore, it will be faster and capable of excellent response. The machine torque from all phase coil currents can be computed and stored in tables 1304, 1305, 1306, 1307, which control torque due to currents in each coil of a phase. Tables 1304, 1305, 1306, 1307 each contain data of torque versus a phase coil's current and rotor position. Therefore, given a specified coil, a current and a rotor position as inputs, the table can output the torque in the specified phase coil. Tables 1304, 1305, 1306, 1307 can be developed from machine characteristics obtained either from experimental results (preferred approach) or from finite element based analysis. Then, the implementation is independent of explicit machine parameters and only depends on machine currents, thus simplifying the implementation.
FIG. 13 illustrates the implementation 1300 of control system 4 in block diagram form. Phase A torque is the sum 1308 of the torques produced by coils A1 104 and A2 105, and similarly phase B torque is the sum 1309 of the torques produced by coils B1 106 and B2 107. The sum of the torques produced by phases A and B constitutes the air gap torque of the machine 1310 at a given instant, which is then compared with the torque command in a summer 1301. The torque command in a speed controlled drive system can be derived from speed error as shown in 1000, 1100, 1200. The torque estimator can be easily realized, based on the schematic, using a digital signal processor. The duty cycle command there is implemented for each PWM cycle as discussed elsewhere.
FIG. 14 illustrates an alternative realization 1400 of the converter illustrated in FIG. 1. In system 1400, only one capacitor 1401 is required opposed to two in system 100. Coils A1 104 and B1 106 can be activated regardless of whether ac input voltage 101 is going through a positive or negative half cycle. In system 100, A1 104 and B1 106 could be activated in positive and negative half cycles of supply input 101. All the emitters of transistors 1402, 1403 are commonly tied to rail 1404, resulting in no isolation required from their gate drives and, hence, in the elimination of one isolated power supply. A diode D5 1405 allows capacitor 1401 to be charged by the ac source 101 when its voltage is lower than the instantaneous magnitude of ac supply 101.
An alternate realization of the circuit in FIG. 14 is the circuit 1500 in FIG. 15 for a single phase SRM with a two part winding. The two coils of the single phase SRM's phase winding are coil A1 104 and coil A2 105. Only one capacitor 1501 is required to implement circuit 1500's realization. Diodes 111, 112, 113, 114 arranged in circuit 1400 form a single phase rectifier, which is rectifier 1506 in circuit 1500. The merits of the converter 1500 are: (i) it is capable of power factor correction; (ii) it can draw sinusoidal ac input current by switching on and off transistor TA1 1504; (iii) no external inductor is required for power factor correction; (iv) an inductor for boost operation comes from part of the phase winding, 104, resulting in: (a) compactness and (b) use of inductor 104 to produce torque while serving to boost and draw sinusoidal ac input current for power factor correction; and (v) part of the phase winding, i.e., coil A2 105, is used by turning on transistor TA2 1503 to use the energy stored in capacitor 1501, resulting in more torque generation. Freewheeling of iA2 is achieved by turning off transistor TA1 1502 (TA2 1503 on) or vice versa. Turning off both transistors TA1 1502 and TA2 1503 applies −Vdc across A2 105, resulting in faster decay of current iA2.
Various control strategies are possible with circuit 1500. Circuit 1500 can be modified for a two phase SRM. By duplicating transistors 1502, 1503 and diodes 1504, 1505, which are connected to the phase A coils in circuit 1500, a second phase can be connected to the converter to drive a two phase SRM.
FIG. 16 illustrates a circuit 1600 with power factor correction derived from the converter in FIG. 15, for a two phase SRM with two part windings in each phase. In FIG. 16, transistors 1601, 1602 and diodes 1603, 1604 drive phase B coils in the same manner as phase A coils are driven in circuit 1500. Independent control of phase A and phase B currents are possible with circuit 1600.
FIG. 17 illustrates a two-phase SRM circuit 1700 with power factor correction and a reduced number of switches. Circuit 1700 is derived by replacing transistors 1503, 1601 in circuit 1600 with one transistor 1701. Only three transistors are required to drive a three-phase SRM and perform power factor correction. The demerit of using reduced transistor circuit 1700 is that independent control of currents in A2 105 and B2 107 is compromised to a degree, compared to circuit 1600. The demerit of using reduced transistor circuit 1700 can be overcome by turning off current in coil A2 105 and then energizing coil B2 107. Overcoming the demerit of using reduced transistor circuit 1700 does not prevent control of currents in coils A1 104 and B1 106 to be independent of each other.
FIG. 18 illustrates a circuit 1800 for power factor correction and drive of a two-phase SRM with a single switch per phase. Transistor 1801 drives coil A1 104 and transistor 1802 drives coil B1 106. Coils A2 105 and B2 107 are energized by energy stored in the two small capacitors C1 1803 and C2 1804, respectively. The energy stored in coils 104, 106 is used to boost capacitors 1803,1804 respectively. Coils A1 104 and B1 106 are opposed by voltages in C1 1803 and C2 1806, respectively, that turn off current in the coils resulting in faster decay of currents in them. Limited energy in C1 1803 and C2 1804 allows for faster decay of currents in A2 105 and B2 107, respectively. Transistors TA 1801 and TB 1802 have common emitters, thus removing the need for an isolated power supply for their gate drives. The currents in A1 104 and B1 106 can be sensed inexpensively with a sensing resistor placed between the transistor emitter and the common of the dc rectified terminals with voltage, vr.
An SRM with split coils in the phase windings to be used for power factor correction has been discussed extensively. Many novel arrangements of windings coils are possible to enable employment of one of power factor correction circuits in FIGS. 1 and 14-18. Some applicable SRM winding configurations are presented in FIGS. 3, 4 and 6 of U.S. Provisional Patent Application Ser. No. 60/955,661 by the same inventor Krishnan Ramu titled Power Factor Correction for Switched Reluctance Machines. U.S. Provisional Patent Application Ser. No. 60/955,661 demonstrated putting coils on the back iron of a machine with no flux reversals in any segment of the back iron.
A conventional two phase SRM that has a flux reversal in the back iron can be modified by the technique illustrated FIGS. 19 and 20. A two phase 4/2 SRM has been chosen for description and can be extended to any number of stator and rotor pole combinations. The stator of a 4/2 SRM has four salient poles, and the rotor has two salient poles. A two-phase 4/2 SRM has windings placed on the back iron where the flux does not reverse. The phase winding coils are arranged such that these windings are contained within the outer dimensions of the stator laminations. FIG. 19 shows the stator lamination with phase windings 1920, 1921, 1922, and 1923.
A machine 1900 has triangular sections (1, 2, 3) 1901, (4, 5, 6) 1902, (7, 8, 9) 1903, (10, 11, 12) 1904 in the stator lamination. For simpler punching, the corners of stator laminations may be a little rounded. Triangles 1901, 1902, 1903, 1904 are punched out from the outer edge of stator lamination 1910 to make room for windings to sit on.
For the winding to sit on the inside, correspondingly triangles 1905, 1906, 1907, 1908 are added and made to be straight-lined for the winding base to sit on. Then, the winding is designed to fit in areas 1902, 1903, 1904 assuming those sections of back iron do not see a flux reversal. When windings sit in areas 1902, 1903, 1904, triangle areas 1905, 1906, 1907, 1908 are not utilized. Iron is added to triangle areas 1905, 1906, 1907, 1908 for machine symmetry. Therefore, the final machine 2000 with back iron windings and stator lamination is shown in FIG. 20.
L1 and L2 are arranged in such a way that flux produced by them are in the same direction as the flux that would be made by coils A11 1920 and A12 1921 and coils B11 1922 and B12 1923. For the excitation shown for phase A (with windings A11 1920 and A22 1921) and for phase B (with windings B1 1922 and B2 1923), the flux in hack iron portions between A11 1920 and B11 1922 is clockwise and between A12 1921 and B12 1923 is counterclockwise. Coils L1 2010 and L2 2011 are fixed in the corners without exceeding the outer square (or rectangular) periphery of the stator lamination 1910, to ensure no additional space is occupied by the stator coils.
For coils L1 2010 and L2 2011 not to slide or move, many arrangements are possible, such as tying or gluing them. The coil arrangements 2110 and 2120 shown in FIG. 21 leave salient side iron at the bottom or top of the stator.

## Claims

1. A power converter for supplying power to a motor, the power converter comprising for a motor phase:
no more than three diodes;
a single capacitor; and
a single switch that conducts current when activated and does not conduct current when deactivated, wherein:
the three diodes, capacitor, and switch are interconnected such that when interconnected with a single-phase alternating current supply and first and second series-connected windings of the motor phase:
a first operational mode of the power converter exists in which current is conducted through the single switch and the first and second motor phase windings,
energy is stored in the capacitor during the first operational mode by the conduction of current through one of the diodes to the capacitor, and
a second operational mode exists in which energy stored in the capacitor during the first operational mode is discharged by the conduction of current through the second motor phase winding and the switch.

2. A power converter for supplying power to a motor, the power converter comprising for two phases of the motor:
a diode;
a capacitor; and
two switches that each conducts current when activated and does not conduct current when deactivated, wherein:
the diode, capacitor, and two switches are interconnected such that when interconnected with a single-phase alternating current supply through a full-wave bridge rectifier, first and second series-connected phase windings of the motor for a first of the two motor phases, and third and fourth series-connected phase windings of the motor for a second of the two motor phases:
a first operational mode of the power converter exists in which current is conducted through a first of the two switches and the first and second motor phase windings,
a second operational mode of the power converter exists in which current is conducted through a second of the two switches and the third and fourth motor phase windings,
energy is stored in the capacitor during the first and second operational modes by the conduction of current through the diode to the capacitor,
a third operational mode exists in which energy stored in the capacitor during the first or second operational modes is discharged by the conduction of current through the second motor phase winding and the first switch when no current is conducted through the first motor phase winding, and
a fourth operational mode exists in which energy stored in the capacitor during the first or second operational modes is discharged by the conduction of current through the fourth motor phase winding and the second switch when no current is being conducted through the third motor phase winding.

3. A power converter for supplying power to first and second series-connected windings of a motor phase, the power converter comprising:
first, second, and third unidirectional current elements that each conducts current in only one direction between a current input terminal and a current output terminal;
a first capacitive element for storing energy across first and second terminals;
a first switch that conducts current between a current input terminal and a current output terminal when activated and does not conduct current between the current input and output terminals when deactivated, wherein:
the current input terminals of the first and second unidirectional current elements are directly connected by a first node,
the first terminal of the first capacitive element is directly connected to the current output terminals of the first and third unidirectional current elements by a second node,
the current input terminal of the third unidirectional current element is directly connected to the current input terminal of the first switch by a third node,
the second terminal of the first capacitive element is directly connected to the current output terminal of the first switch by a fourth node,
when: (1) a single-phase alternating current supply has one terminal directly connected to the first node and has another terminal directly connected to the fourth node, (2) the first motor phase winding has a first terminal directly connected to the current output terminal of the second first unidirectional current element and a second terminal directly connected to the third node, (3) the second motor phase winding has a first terminal directly connected to the second node and a second terminal directly connected to the third node, and (4) the first switch is activated, then:
a first operational mode exists in which current is conducted through the first switch and the first and second motor phase windings while a positive voltage, with respect to the voltage applied to the fourth node, is applied to the current input terminals of the first and second unidirectional current elements,
energy is stored in the first capacitive element by the conduction of current through the first unidirectional current element to the first capacitive element, during the first operational mode, and
a second operational mode exists in which energy stored in the first capacitive element during the first operational mode is discharged by the conduction of current through the second motor phase winding while a negative voltage, with respect to the voltage applied to the fourth node, is applied to the current input terminals of the first and second unidirectional current elements.

4. The power converter of claim 3, further comprising:
fourth, fifth, and sixth unidirectional current elements that each conducts current in only one direction between a current input terminal and a current output terminal;
a second capacitive element for storing energy across first and second terminals;
a second switch that conducts current between a current input terminal and a current output terminal when activated and does not conduct current between the current input and output terminals when deactivated, wherein:
the current output terminals of the fourth and fifth unidirectional current elements are directly connected by the first node,
the first terminal of the second capacitive element is directly connected to the current input terminals of the fourth and sixth unidirectional current elements by a fifth node,
the current output terminal of the sixth unidirectional current element is directly connected to the current output terminal of the second switch by a sixth node,
the second terminal of the second capacitive element is directly connected to the current input terminal of the second switch by the fourth node,
when: (1) third and fourth windings of another motor phase are series connected, (2) the third motor phase winding has a first terminal directly connected to the current input terminal of the fifth unidirectional current element and a second terminal directly connected to the sixth node, (3) the fourth motor phase winding has a first terminal directly connected to the fifth node and a second terminal directly connected to the sixth node, and (4) the second switch is activated, then:
a third operational mode exists in which current is conducted through the second switch and the third and fourth motor phase windings while a negative voltage, with respect to the voltage applied to the fourth node, is applied to the current input terminals of the fourth and fifth unidirectional current elements,
energy is stored in the second capacitive element by the conduction of current through the fourth unidirectional current element, during the third operational mode, and
a fourth operational mode exists in which energy stored in the second capacitive element during the third operational mode is discharged by the conduction of current through the fourth motor phase winding while a positive voltage, with respect to the voltage applied to the fourth node, is applied to the current input terminals of the fourth and fifth unidirectional current elements.

5. A power converter for supplying power to first and second series-connected windings of a first motor phase and third and fourth series-connected windings of a second motor phase, the power converter comprising:
first, second, and third unidirectional current elements that each conducts current in only one direction between a current input terminal and a current output terminal;
a capacitive element for storing energy across first and second terminals;
first and second switches that each conducts current between a current input terminal and a current output terminal when activated and does not conduct current between the current input and output terminals when deactivated, wherein:
the first terminal of the capacitive element and the current output terminals of the first, second, and third unidirectional current elements are directly connected by a first node,
the current input terminal of the second unidirectional current element is directly connected to the current input terminal of the first switch by a second node,
the second terminal of the capacitive element is directly connected to the current output terminals of the first and second switches by a third node,
the current input terminal of the third unidirectional current element is directly connected to the current input terminal of the second switch by a fourth node,
when: (1) a single-phase alternating current supply is connected to the power converter through a full-wave bridge rectifier such that a positive voltage terminal is directly connected to the current input terminal of the first unidirectional current element by a fifth node and has a negative voltage terminal directly connected to the third node, (2) the first motor winding has a first terminal directly connected to the fifth node and a second terminal directly connected to the second node, (3) the second motor winding has a first terminal directly connected to the second node and a second terminal directly connected to the first node, (4) the third motor winding has a first terminal directly connected to the fifth node and a second terminal directly connected to the fourth node, and (4) the fourth motor winding has a first terminal directly connected to the first node and a second terminal directly connected to the fourth node, then
a first operational mode exists in which current is conducted through the first and second motor windings, while the first switch is activated,
a second operational mode exists in which current is conducted through the third and fourth motor windings, while the second switch is activated,
energy is stored in the capacitive element during the first and second operational modes,
a third operational mode exists in which energy stored in the capacitive element is discharged by the conduction of current through the second motor winding and the first switch while no current is conducted by the first motor winding, and
a fourth operational mode exists in which energy stored in the capacitive element is discharged by the conduction of current through the fourth motor winding and the second switch while no current is conducted by the third motor winding.

6. A power converter for supplying power to a motor, the power converter comprising:
a plurality of diodes;
a first capacitor; and
a first switch that conducts current when activated and does not conduct current when deactivated, wherein:
the diodes, first capacitor, and first switch are interconnected such that when interconnected with a single-phase alternating current supply and first and second series-connected windings of a motor phase:
a first operational mode of the power converter exists in which a first current is conducted through the first motor phase winding and the first switch, a second current is conducted through the second motor phase winding and the first switch, and the voltages across the first and second motor phase windings are the same, excluding voltage drops across parasitic resistances,
energy is stored in the first capacitor during the first operational mode by the conduction of current through one of the diodes to the first capacitor, and
a second operational mode exists in which energy stored in the first capacitor during the first operational mode is discharged by the conduction of current through the second motor phase winding and the first switch.

7. The power converter of claim 6, further comprising:
a second capacitor; and
a second switch that conducts current when activated and does not conduct current when deactivated, wherein:
the diodes, first and second capacitors, and first and second switches are interconnected such that when interconnected with the single-phase alternating current supply and third and fourth series-connected windings of another motor phase:
a third operational mode of the power converter exists in which a third current is conducted through the third motor phase winding and the second switch, a fourth current is conducted through the fourth motor phase winding and the second switch, and the voltages across the third and fourth motor phase windings are the same, excluding voltage drops across parasitic resistances,
energy is stored in the second capacitor during the third operational mode by the conduction of current through another one of the diodes, and
a fourth operational mode exists in which energy stored in the second capacitor during the third operational mode is discharged by the conduction of current through the fourth motor phase winding and the second switch.

8. The power converter of claim 7, wherein the first and fourth operational modes occur during the positive half-cycle of the single-phase alternating current supply.

9. The power converter of claim 8, wherein the second and third operational modes occur during the negative half-cycle of the single-phase alternating current supply.

10. The power converter of claim 7, further comprising no more than six diodes and no more than two switches.

11. The power converter of claim 6, wherein the first operational mode occurs during the positive half-cycle of the single-phase alternating current supply.

12. The power converter of claim 11, wherein the second operational mode occurs during the negative half-cycle of the single-phase alternating current supply.

13. The power converter of claim 6, further comprising no more than three diodes and no more than a single switch.

14. A power converter comprising:
first and second unidirectional current elements that each conducts current in only one direction;
a first capacitive element;
a first switch that conducts current when activated and does not conduct current when deactivated, wherein:
the first and second unidirectional current elements, first capacitive element, and first switch are interconnected such that when interconnected with a single-phase alternating current supply and first and second series-connected windings of a motor phase:
a first operational mode of the power converter exists in which a first current is conducted through the second unidirectional current element and no other unidirectional current element, the first motor phase winding, and the first switch and a second current is conducted through the first unidirectional current element and no other unidirectional current element, the second motor phase winding, and the first switch,
energy is stored in the first capacitive element during the first operational mode by the conduction of current through the first unidirectional current element to the first capacitive element, and
a second operational mode exists in which energy stored in the first capacitive element during the first operational mode is discharged by the conduction of current through the second motor phase winding and the first switch.

15. The power converter of claim 14, further comprising:
third and fourth unidirectional current elements that each conducts current in only one direction;
a second capacitive element;
a second switch that conducts current when activated and does not conduct current when deactivated, wherein:
the third and fourth unidirectional current elements, second capacitive element, and second switch are interconnected such that when interconnected with the single-phase alternating current supply and third and fourth series-connected windings of another motor phase:
a third operational mode of the power converter exists in which a third current is conducted through the fourth unidirectional current element and no other unidirectional current element, the third motor phase winding, and the second switch and a fourth current is conducted through the third unidirectional current element and no other unidirectional current element, the fourth motor phase winding, and the second switch,
energy is stored in the second capacitive element during the third operational mode by the conduction of current through the third unidirectional current element, and
a fourth operational mode exists in which energy stored in the second capacitive element during the third operational mode is discharged by the conduction of current through the fourth motor phase winding and the second switch.

16. The power converter of claim 15, wherein the first and fourth operational modes occur during the positive half-cycle of the single-phase alternating current supply.

17. The power converter of claim 16, wherein the second and third operational modes occur during the negative half-cycle of the single-phase alternating current supply.

18. The power converter of claim 15, further comprising no more than six unidirectional current elements and no more than two switches.

19. The power converter of claim 14, wherein the first operational mode occurs during the positive half-cycle of the single-phase alternating current supply.

20. The power converter of claim 19, wherein the second operational mode occurs during the negative half-cycle of the single-phase alternating current supply.

21. The power converter of claim 14, further comprising no more than three unidirectional current elements and no more than a single switch.