# Patent

## Title
Boost charge-pump with fractional ratio and offset loop for supply modulation

## Abstract

Embodiments disclosed in the detailed description relate to a pseudo-envelope follower power management system for managing the power delivered to a linear RF power amplifier. The pseudo-envelope follower power management system may include a switch mode power supply converter and a parallel amplifier cooperatively coupled to provide a linear RF power amplifier supply to the linear RF power amplifier. The pseudo-envelope follower power management system may include a charge pump configured to power the parallel amplifier. The charge pump may generate a plurality of output voltage levels. The charge pump may be either a boost charge pump or a boost/buck charge pump. The pseudo-envelope follower power management system may include an offset voltage control circuit configured to provide feedback to the switch mode power supply converter to regulate an offset voltage developed across a coupling device that couples the output of the parallel amplifier to the linear RF power amplifier supply.

## Background
RELATED APPLICATIONS
This application is a Continuation-in-Part of and claims the benefit of U.S. Non-Provisional patent application Ser. No. 13/089,917, filed Apr. 19, 2011, entitled “PSEUDO-ENVELOPE FOLLOWING POWER MANAGEMENT SYSTEM,” which claims the benefit of U.S. Provisional Patent Application No. 61/325,659, filed Apr. 19, 2010, entitled “LTE PSEUDO-ENVELOPE FOLLOWING SMARTPOWER,” both of which are hereby incorporated herein by reference in their entireties.
Additionally, this application claims the benefit of U.S. Provisional Application No. 61/376,877, filed Aug. 25, 2010, entitled “BOOST CHARGE-PUMP WITH FRACTIONAL RATIO AND OFFSET LOOP FOR SUPPLY MODULATION,” the disclosure of which is hereby incorporated herein by reference in its entirety.


FIELD OF THE DISCLOSURE
The embodiments described herein relate to a power management system for delivering current to a linear RF power amplifier, also referred to as an RF linear power amplifier. More particularly, the embodiments relate to the use of a pseudo-envelope tracker in a power management system of mobile communications equipment.
BACKGROUND
Next-generation mobile devices are morphing from voice-centric telephones to message and multimedia-based “smart” phones that offer attractive new features. As an example, smart phones offer robust multimedia features such as web-browsing, audio and video playback and streaming, email access and a rich gaming environment. But even as manufacturers race to deliver ever more feature rich mobile devices, the challenge of powering them looms large.
In particular, the impressive growth of high bandwidth applications for radio-frequency (RF) hand-held devices has lead to increased demand for efficient power saving techniques to increase battery life. Because the power amplifier of the mobile device consumes a large percentage of the overall power budget of the mobile device, various power management systems have been proposed to increase the overall power efficiency of the power amplifier.
As an example, some power managements systems may use a VRAMP power control voltage to control the voltage presented on a power amplifier collector of a linear RF power amplifier. The linear RF power amplifier may also be referred to as an RF linear power amplifier. As another example, other power management schemes may use a buck converter power supply and a class AB amplifier in tandem to provide power to the linear RF power amplifier.
Even so, there remains a need to further improve the power efficiency of mobile devices to provide extended battery life. As a result, there is a need to improve the power management system of mobile devices.
SUMMARY
Embodiments disclosed in the detailed description relate to a pseudo-envelope follower power management system used to manage the power delivered to a linear RF power amplifier. One example embodiment of the pseudo-envelope follower power management system may include a switch mode power supply converter and a parallel amplifier cooperatively coupled to provide a linear RF power amplifier supply to linear RF power amplifier. The pseudo-envelope follower power management system may include a charge pump configured to power the parallel amplifier. The charge pump may generate a plurality of output voltage levels. The charge pump may be either a boost charge pump or a boost/buck charge pump. The pseudo-envelope follower power management system may include an offset voltage control circuit configured to provide feedback to the switch mode power supply converter to regulate an offset voltage developed across a coupling device that couples the output of the parallel amplifier to the linear RF power amplifier supply.
Another example embodiment of a power management system for a linear radio frequency power amplifier includes a switch mode power supply converter and a parallel amplifier operative coupled to generate a linear radio frequency power amplifier supply output for a linear radio frequency power amplifier of a radio frequency device. The switch mode power supply converter may be configured to generate a plurality of switching voltage levels on a switching voltage output. The switching voltage output of the switch mode power supply converter may be coupled via a power inductor to the linear radio frequency power amplifier supply output. A bypass capacitor may be coupled between the linear radio frequency power amplifier supply output and ground such that the power inductor and bypass capacitor form a low pass filter for the switch mode power supply converter. The parallel amplifier may include a parallel amplifier output coupled, via a coupling device, to the linear radio frequency power amplifier supply output. As an example, the coupling device may be a coupling capacitor. The power management system may further include a charge pump configured to provide a charge pump parallel amplifier power supply output. The charge pump may include a first flying capacitor, a second flying capacitor, a plurality of switches operably coupled to form the charge pump parallel amplifier power supply output. The charge pump may be configured to selectively generate a various output voltage levels, derived from a supply voltage, on the charge pump parallel amplifier power supply output. In addition, the charge pump parallel amplifier power supply output may be configured to provide an operational power supply voltage to the parallel amplifier.
Another example embodiment of a pseudo-envelope follower power management system may include a multi-level charge pump buck converter and a parallel amplifier configured to operate in tandem to generate a power amplifier supply voltage output for a linear RF power amplifier. The multi-level charge pump buck converter may include a supply input configured to receive a direct current (DC) voltage, and a switching voltage output. The switching voltage output is coupled to the power amplifier supply voltage output by a power inductor, where the power inductor couples to a bypass capacitor to form an output filter for the switching voltage output of the multi-level charge pump buck converter. The parallel amplifier may include a supply input configured to receive the direct current (DC) voltage, an amplifier output, a first control input configured to receive a VRAMP signal, and a second control input configured to receive the power amplifier supply voltage. The amplifier output may be coupled to the power amplifier supply voltage by a coupling circuit. In some embodiments of the pseudo-envelope follower system, the coupling circuit may be an offset capacitor. In other embodiments of the pseudo-envelope follower system, the coupling circuit may be a wire trace such that the offset voltage between the amplifier output and the power amplifier supply voltage is zero volts.
In addition, the multi-level charge pump buck converter may generate a feed forward control signal configured to provide an indication of the output state of the switching voltage output to the parallel amplifier. In some embodiments, the switching voltage output is provided as the feed forward control signal. In other embodiments, the feed forward control signal is generated by a switcher control circuit and provides an indication of the switching voltage output based on the state of the switcher control circuit. The parallel amplifier may include a power amplifier output current estimate signal that provides an estimate of the output current of the parallel amplifier. In some embodiments of the pseudo-envelope follower system, the parallel amplifier may also generate a threshold offset signal. The threshold offset signal may be configured to estimate the magnitude of the offset voltage appearing across the coupling circuit.
The multi-level buck converter may include a supply input configured to receive a direct current (DC) voltage, a switching voltage output coupled to a power inductor, a switcher control circuit, a multi-level charge pump circuit having a control input, a charge pump supply input configured to receive the DC voltage, a series switch having a first switch terminal, a second switch terminal, and a series control terminal and a shunt switch having a first switch terminal, a second switch terminal, and a shunt control terminal. The first terminal of the series switch may be coupled to the supply input of the multi-level buck converter. The second terminal of the series switch may be coupled to the first terminal of the series switch to form a switching voltage output. The second terminal of the series switch may be coupled to ground. The boost charge pump circuit may include a charge pump control input, a charge pump supply input coupled to the supply input of the multi-level buck converter, and a charge pump output coupled to the supply input of the multi-level buck converter. The boost charge pump includes a plurality of switches and two flying capacitors that provide for three modes of operation. In a charging mode of operation, the flying capacitors are coupled in series between the charge pump supply input and ground, wherein the flying capacitors are switchably disconnected from the charge pump output. In a first boost mode of operation, the flying capacitors are arranged in parallel between the charge pump output and the charge pump supply input to generate a 1.5×DC voltage output at the charge pump output. In a second boost mode of operation, the flying capacitors are arranged in series between the charge pump output and the charge pump supply input to generate a 2×DC voltage output at the charge pump output. The multi-level buck converter may include four mode of operation. In a first mode of operation, the series switch is open, the boost charge pump is in the charging mode of operation, and the shunt switch is closed to generate zero volts at the switching voltage output. In a second mode of operation, the series switch is closed, the boost charge pump is in the charging mode of operation, and the shunt switch is open to generate the DC voltage output at the switching voltage output. In a third mode of operation, both the series switch and the shunt switch are open and the boost charge pump is in the first boost mode of operation to generate a 1.5× the DC voltage output at the switching mode output. In a fourth mode of operation, both the series switch and the shunt switch are open and the boost charge pump is in the second boost mode of operation to generate a 2× the DC voltage output at the switching mode output.
Those skilled in the art will appreciate the scope of the disclosure and realize additional aspects thereof after reading the follower detailed description in association with the accompanying drawings.



BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings incorporated in and forming a part of this specification illustrate several aspects of the disclosure, and together with the description serve to explain the principles of the disclosure.
FIG. 1A depicts an embodiment of a pseudo-envelope follower power management system for managing power supplied to a linear RF power amplifier.
FIG. 1B depicts an embodiment of a pseudo-envelope follower power management system for managing power supplied to a linear RF power amplifier.
FIG. 2A depicts an embodiment of the pseudo-envelope follower power management system of FIG. 1A in further detail.
FIG. 2B depicts an embodiment of the pseudo-envelope follower power management system of FIG. 1B in further detail.
FIG. 3A depicts an embodiment of a portion of a multi-level charge pump buck converter.
FIG. 3B depicts another embodiment of a portion of a multi-level charge pump buck converter.
FIG. 3C depicts another embodiment of a portion of a multi-level charge pump buck converter.
FIG. 3D depicts another embodiment of a portion of a multi-level charge pump buck converter.
FIG. 3E depicts another embodiment of a portion of a buck converter.
FIG. 3F depicts another embodiment of a portion of a buck converter.
FIG. 3G depicts another embodiment of a portion of a buck converter.
FIG. 3H depicts another embodiment of a portion of a buck converter.
FIG. 4A depicts an embodiment of a threshold detector and control circuit of a switcher control circuit of a multi-level charge pump buck converter.
FIG. 4B depicts another embodiment of a threshold detector and control circuit of a switcher control circuit of a multi-level charge pump buck converter.
FIG. 4C depicts another embodiment of a threshold detector and control circuit of a switcher control circuit of a multi-level charge pump buck converter.
FIG. 4D depicts another embodiment of a threshold detector and control circuit of a switcher control circuit of a multi-level charge pump buck converter.
FIG. 4E depicts an embodiment of a threshold detector and control circuit of a buck converter.
FIG. 4F depicts another embodiment of a threshold detector and control circuit of a buck converter.
FIG. 4G depicts another embodiment of a threshold detector and control circuit of a buck converter.
FIG. 4H depicts another embodiment of a threshold detector and control circuit of a buck converter.
FIG. 5A depicts an embodiment of a first state machine of the threshold detector and control circuit of FIG. 4A.
FIG. 5B depicts an embodiment of a first state machine of the threshold detector and control circuit of FIG. 4B.
FIG. 5C depicts an embodiment of a first state machine of the threshold detector and control circuit of FIG. 4C.
FIG. 5D depicts an embodiment of a first state machine of the threshold detector and control circuit of FIG. 4D.
FIG. 5E depicts an embodiment of a first state machine of the threshold detector and control circuit of FIG. 4E
FIG. 5F depicts an embodiment of a first state machine of the threshold detector and control circuit of FIG. 4F
FIG. 5G depicts an embodiment of a first state machine of the threshold detector and control circuit of FIG. 4G
FIG. 5H depicts an embodiment of a first state machine of the threshold detector and control circuit of FIG. 4H
FIG. 6A depicts an embodiment of a second state machine of the threshold detector and control circuit of FIG. 4A.
FIG. 6B depicts an embodiment of a second state machine of the threshold detector and control circuit of FIG. 4B.
FIG. 6C depicts an embodiment of a second state machine of the threshold detector and control circuit of FIG. 4C.
FIG. 6D depicts an embodiment of a second state machine of the threshold detector and control circuit of FIG. 4D.
FIG. 7A depicts one embodiment of a multi-level charge pump circuit of a pseudo-envelope follower power management system.
FIG. 7B depicts another embodiment of a multi-level charge pump circuit of a pseudo-envelope follower power management system.
FIG. 7C depicts still another embodiment of a multi-level charge pump circuit of a pseudo-envelope follower power management system.
FIG. 8 depicts one embodiment of a VOFFSET loop circuitry of a parallel amplifier circuit of a pseudo-envelope follower power management system.
FIG. 9A depicts an embodiment of the open loop assist circuit of a parallel amplifier circuit of a pseudo-envelope follower power management system.
FIG. 9B depicts an embodiment of the open loop assist circuit of a parallel amplifier circuit of a pseudo-envelope follower power management system.
FIG. 10A depicts an embodiment of a parallel amplifier output impedance compensation circuit of a parallel amplifier circuit of a pseudo-envelope follower power management system.
FIG. 11A depicts one embodiment of the indication of the switching voltage output generated by a multi-level charge pump buck converter in a pseudo-envelope follower power management system.
FIG. 11B depicts another embodiment of the indication of the switching voltage output generated by a multi-level charge pump buck converter in a pseudo-envelope follower power management system.
FIG. 11C depicts another embodiment of the indication of the switching voltage output generated by a multi-level charge pump buck converter in a pseudo-envelope follower power management system.
FIG. 11D depicts another embodiment of the indication of the switching voltage output generated by a multi-level charge pump buck converter in a pseudo-envelope follower power management system.
FIG. 11E depicts another embodiment of the indication of the switching voltage output generated by a multi-level charge pump buck converter in a pseudo-envelope follower power management system.
FIG. 11F depicts another embodiment of the indication of the switching voltage output generated by a multi-level charge pump buck converter in a pseudo-envelope follower power management system
FIG. 12A depicts one embodiment of a parallel amplifier used in a pseudo-envelope follower power management system.
FIG. 12B depicts one embodiment of a rechargeable parallel amplifier used in a pseudo-envelope follower power management system.
FIG. 12C depicts another embodiment of a rechargeable parallel amplifier used in a pseudo-envelope follower power management system.
FIG. 12D depicts one embodiment of a parallel amplifier used in a pseudo-envelope follower power management system.
FIG. 12E depicts another embodiment of a rechargeable parallel amplifier used in a pseudo-envelope follower power management system.
FIG. 12F depicts another embodiment of a rechargeable parallel amplifier used in a pseudo-envelope follower power management system.
FIG. 13 depicts an embodiment of a pseudo-envelope follower power management system including a buck converter and a parallel amplifier circuit having an open loop assist circuit and a parallel amplifier circuit.
FIG. 14 depicts another embodiment of a pseudo-envelope follower power management system including a multi-level charge pump buck converter and a parallel amplifier circuit having an open loop assist circuit and a parallel amplifier circuit.
FIG. 15 depicts another embodiment of a pseudo-envelope follower power management system including a multi-level charge pump buck converter and a parallel amplifier circuit having a parallel amplifier circuit and a VOFFSET loop circuit.
FIG. 16 depicts another embodiment of a pseudo-envelope follower power management system including a multi-level charge pump buck converter and a parallel amplifier circuit having a parallel amplifier, a VOFFSET loop circuit, an open loop assist circuit and a parallel amplifier output impedance compensation circuit.
FIG. 17A depicts another embodiment of pseudo-envelope follower power management system including a buck converter and a parallel amplifier circuit having a rechargeable parallel amplifier circuit.
FIG. 17B depicts another embodiment of a pseudo-envelope follower power management system including a buck converter and a parallel amplifier circuit having a parallel amplifier circuit.
FIG. 18A depicts an embodiment of a pseudo-envelope follower power management system having a multi-level charge pump buck converter and a μC charge pump circuit configured to provide a parallel amplifier power supply to a parallel amplifier circuit.
FIG. 18B depicts another embodiment of a pseudo-envelope follower power management system having a multi-level charge pump buck converter and a μC charge pump circuit configured to provide a parallel amplifier power supply to a parallel amplifier circuit.
FIG. 18C depicts an embodiment of a pseudo-envelope follower power management system having a buck converter and a μC charge pump circuit configured to provide a parallel amplifier power supply to a parallel amplifier circuit.
FIG. 18D depicts another embodiment of a pseudo-envelope follower power management system having a buck converter and a μC charge pump circuit configured to provide a parallel amplifier power supply to a parallel amplifier circuit.
FIG. 19A depicts an embodiment of a μC charge pump circuit configured to provide a parallel amplifier power supply to a parallel amplifier circuit of a pseudo-envelope follower power management system.
FIG. 19B depicts another embodiment of a μC charge pump circuit configured to provide a parallel amplifier power supply to a parallel amplifier circuit of a pseudo-envelope follower power management system, where the μC charge pump circuit includes both buck and boost modes of operation.
FIGS. 20A-C depicts functionally equivalent circuit topologies of the μC charge pump circuit of FIG. 19A for different modes of operation of the μC charge pump circuit.
FIG. 21 depicts a method for configuring a μC charge pump circuit to provide a supply voltage to a parallel amplifier prior to commencement of a data transmission by a linear RF power amplifier.
FIG. 22 depicts a method for pre-charging a VOFFSET Loop Circuit prior to commencement of a data transmission by a linear RF power amplifier.



DETAILED DESCRIPTION
The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the disclosure and illustrate the best mode of practicing the disclosure. Upon reading the following description in light of the accompanying drawings, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.
Embodiments disclosed herein relate to a pseudo-envelope follower power management system used to manage the power delivered to a linear RF power amplifier. One example embodiment of the pseudo-envelope follower power management system may include a switch mode power supply converter and a parallel amplifier cooperatively coupled to provide a linear RF power amplifier supply to linear RF power amplifier. The pseudo-envelope follower power management system may include a charge pump configured to power the parallel amplifier. The charge pump may generate a plurality of output voltage levels. The charge pump may be either a boost charge pump or a boost/buck charge pump. The pseudo-envelope follower power management system may include an offset voltage control circuit configured to provide feedback to the switch mode power supply converter to regulate an offset voltage developed across a coupling device that couples the output of the parallel amplifier to the linear RF power amplifier supply.
Another example embodiment of a power management system for a linear radio frequency power amplifier includes a switch mode power supply converter and a parallel amplifier operative coupled to generate a linear radio frequency power amplifier supply output for a linear radio frequency power amplifier of a radio frequency device. The switch mode power supply converter may be configured to generate a plurality of switching voltage levels on a switching voltage output. The switching voltage output of the switch mode power supply converter may be coupled via a power inductor to the linear radio frequency power amplifier supply output. A bypass capacitor may be coupled between the linear radio frequency power amplifier supply output and ground such that the power inductor and bypass capacitor form a low pass filter for the switch mode power supply converter. The parallel amplifier may include a parallel amplifier output coupled, via a coupling device, to the linear radio frequency power amplifier supply output. As an example, the coupling device may be a coupling capacitor. The power management system may further include a charge pump configured to provide a charge pump parallel amplifier power supply output. The charge pump may include a first flying capacitor, a second flying capacitor, a plurality of switches operably coupled to form the charge pump parallel amplifier power supply output. The charge pump may be configured to selectively generate a various output voltage levels, derived from a supply voltage, on the charge pump parallel amplifier power supply output. In addition, the charge pump parallel amplifier power supply output may be configured to provide an operational power supply voltage to the parallel amplifier.
Another example embodiment of a pseudo-envelope follower power management system may include a multi-level charge pump buck converter and a parallel amplifier configured to operate in tandem to generate a power amplifier supply voltage output for a linear RF power amplifier. The multi-level charge pump buck converter may include a supply input configured to receive a direct current (DC) voltage, and a switching voltage output. The switching voltage output is coupled to the power amplifier supply voltage output by a power inductor, where the power inductor couples to a bypass capacitor to form an output filter for the switching voltage output of the multi-level charge pump buck converter. The parallel amplifier may include a supply input configured to receive the direct current (DC) voltage, an amplifier output, a first control input configured to receive a VRAMP signal, and a second control input configured to receive the power amplifier supply voltage. The amplifier output may be coupled to the power amplifier supply voltage by a coupling circuit. In some embodiments of the pseudo-envelope follower system, the coupling circuit may be an offset capacitor. In other embodiments of the pseudo-envelope follower system, the coupling circuit may be a wire trace such that the offset voltage between the amplifier output and the power amplifier supply voltage is zero volts.
In addition, the multi-level charge pump buck converter may generate a feed forward control signal configured to provide an indication of the output state of the switching voltage output to the parallel amplifier. In some embodiments, the switching voltage output is provided as the feed forward control signal. In other embodiments, the feed forward control signal is generated by a switcher control circuit and provides an indication of the switching voltage output based on the state of the switcher control circuit. The parallel amplifier may include a power amplifier output current estimate signal that provides an estimate of the output current of the parallel amplifier. In some embodiments of the pseudo-envelope follower system, the parallel amplifier may also generate a threshold offset signal. The threshold offset signal may be configured to estimate the magnitude of the offset voltage appearing across the coupling circuit.
The multi-level buck converter may include a supply input configured to receive a direct current (DC) voltage, a switching voltage output coupled to a power inductor, a switcher control circuit, a multi-level charge pump circuit having a control input, a charge pump supply input configured to receive the DC voltage, a series switch having a first switch terminal, a second switch terminal, and a series control terminal and a shunt switch having a first switch terminal, a second switch terminal, and a shunt control terminal. The first terminal of the series switch may be coupled to the supply input of the multi-level buck converter. The second terminal of the series switch may be coupled to the first terminal of the series switch to form a switching voltage output. The second terminal of the series switch may be coupled to ground. The boost charge pump circuit may include a charge pump control input, a charge pump supply input coupled to the supply input of the multi-level buck converter, and a charge pump output coupled to the supply input of the multi-level buck converter. The boost charge pump includes a plurality of switches and two flying capacitors that provide for three modes of operation. In a charging mode of operation, the flying capacitors are coupled in series between the charge pump supply input and ground, wherein the flying capacitors are switchably disconnected from the charge pump output. In a first boost mode of operation, the flying capacitors are arranged in parallel between the charge pump output and the charge pump supply input to generate a 1.5×DC voltage output at the charge pump output. In a second boost mode of operation, the flying capacitors are arranged in series between the charge pump output and the charge pump supply input to generate a 2×DC voltage output at the charge pump output. The multi-level buck converter may include four mode of operation. In a first mode of operation, the series switch is open, the boost charge pump is in the charging mode of operation, and the shunt switch is closed to generate zero volts at the switching voltage output. In a second mode of operation, the series switch is closed, the boost charge pump is in the charging mode of operation, and the shunt switch is open to generate the DC voltage output at the switching voltage output. In a third mode of operation, both the series switch and the shunt switch are open and the boost charge pump is in the first boost mode of operation to generate a 1.5× the DC voltage output at the switching mode output. In a fourth mode of operation, both the series switch and the shunt switch are open and the boost charge pump is in the second boost mode of operation to generate a 2× the DC voltage output at the switching mode output.
FIGS. 1A and 2A depict an example embodiment of pseudo-envelope follower power management system 10A including a multi-level charge pump buck converter 12, a parallel amplifier circuit 14, a power inductor 16, a coupling circuit 18, and a bypass capacitor (CBYPASS) 19. The multi-level charge pump buck converter 12 and the parallel amplifier circuit 14 may be configured to operate in tandem to generate a power amplifier supply voltage, Vcc, at the power amplifier supply node 28 for a linear RF power amplifier 22. The power amplifier supply node 28 provides an output current, IOUT, to the linear RF power amplifier 22. The linear RF power amplifier 22 may include a power amplifier input, PIN, configured to receive a modulated RF signal and a power amplifier output, POUT, coupled to an output load, ZLOAD. As an example, the output load, ZLOAD, may be an antenna.
The multi-level charge pump buck converter 12 may include a supply input 24 configured to receive a direct current (DC) voltage, VBAT, from a battery 20 and a switching voltage output 26 configured to provide a switching voltage, VSW. The switching voltage output 26 may be coupled to the power amplifier supply node 28 by the power inductor 16, where the power inductor 16 couples to a bypass capacitor (CBYPASS) 19 to form an output filter 29 for the switching voltage output 26 of the multi-level charge pump buck converter 12. The power inductor 16 provides an inductor current, ISW—OUT, to the power amplifier supply node, 28. The parallel amplifier circuit 14 may include a supply input 30 configured to receive the direct current (DC) voltage, VBAT, from the battery 20, an amplifier output 32A, a first control input 34 configured to receive a VRAMP signal, and a second control input configured to receive the power amplifier supply voltage, VCC. The parallel amplifier output, VPARA—AMP, of the parallel amplifier circuit 14 may be coupled to the power amplifier supply voltage VCC, by a coupling circuit 18. In some example embodiments, as depicted in FIG. 2A, the parallel amplifier circuit 14 may also include a parallel amplifier impedance compensation circuit 37 configured to receive the VRAMP signal and provide a compensated VRAMP signal, VRAMP—C.
Thus, the VRAMP signal may represent either an analog or digital signal that contains the required supply modulation information for a power amplifier collector of a linear RF power amplifier. Typically, it is a differential analog signal that is used for VRAMP(t) to provide common mode rejection against any noise or spurs that could appear on this signal. The VRAMP signal may be generated by a transceiver or modem used to transmit radio-frequency (RF) signals. The transceiver or a modem may generate the VRAMP signal based upon a known RF modulation Amp(t)*cos(2*pi*fRF*t+Phase(t)). The VRAMP signal may represent the target voltage to be generated at the power amplifier supply node, 28, of the pseudo-envelope follower power management system 10A, which provides the power amplifier supply voltage, VCC, to the linear RF power amplifier 22. Also the VRAMP signal may be generated from a detector coupled to the RF input power amplifier
The parallel amplifier circuit 14 includes an amplifier output 32A that provides a parallel amplifier output, VPARA—AMP, to the coupling circuit 18. The amplifier output 32A sources a parallel amplifier circuit output current, IPAWA—OUT, to the coupling circuit 18. As depicted in FIG. 2A, the parallel amplifier circuit output current, IPAWA —OUT, may be provided by a combination of a parallel amplifier output current, IPARA—AMP, provided by the parallel amplifier 35 and the open loop assist circuit current, IASSIST, provided by the open loop assist circuit 39.
Returning to FIGS. 1A and 2A, in some embodiments of the pseudo-envelope follower power management system 10A, the coupling circuit 18 may be an offset capacitor, COFFSET. An offset voltage, VOFFSET, may be developed across the coupling circuit 18. In other embodiments of the pseudo-envelope follower power management system 10A, the coupling circuit may be a wire trace such that the offset voltage, VOFFSET, between the parallel amplifier output, VPARA—AMP, and the power amplifier supply voltage output, VCC, is zero volts. In still other embodiments, the coupling circuit may be a transformer.
In addition, as depicted in FIGS. 1A, 2A, and 3A, the multi-level charge pump buck converter 12 may generate a feed forward control signal, VSWITCHER, 38 to provide an indication of the output state of the switching voltage output 26 to the parallel amplifier circuit 14. As an example, in FIG. 3A, the feed forward signal, VSWITCHER, 38 is provided by a switch 43. The switch 43 may be configured by the VSWITCHER—CONTROL signal to provide either an indication of the switching voltage output, VSW—EST, 38B or a scaled version of the switch voltage, VSW—SCALED, as the feed forward signal, VSWITCHER, 38, where the indication of the switching voltage output, VSW—EST, 38B is based on the state of the switcher control circuit 52. In other embodiments of the pseudo-envelope power management system, as depicted in FIG. 1B and FIG. 3B, a scaled version of the switch voltage, VSW—SCALED, 38A and the indication of the switching voltage output, VSW—EST, 38B are provided to the parallel amplifier circuit 14. As another example, in another embodiment of the pseudo-envelope follower power management system 10C, depicted in FIG. 2B, only the indication of the switching voltage output, VSW—EST, 38B is provided as a feed forward signal to the parallel amplifier circuit 14B.
Returning to FIG. 1A, the parallel amplifier circuit 14 may provide a parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40 to the multi-level charge pump buck converter 12 as an estimate of the parallel amplifier circuit output current IPAWA—OUT, of the parallel amplifier circuit 14. As depicted in FIGS. 2A and 2B, in some embodiments of the parallel amplifier circuit 14, the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40 includes a scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, and a scaled open loop assist circuit output current estimate, IASSIST—SENSE. The scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, is a scaled estimate of the parallel amplifier output current, IPARA—AMP, generated by the parallel amplifier 35 of the parallel amplifier circuit 32. The scaled open loop assist circuit current estimate, IASSIST—SENSE, is a scaled estimate of the open loop assist circuit current, IASSIST, generated by the open loop assist circuit 39. In other embodiments of the parallel amplifier circuit 14, which do not include the open loop assist circuit 39, the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40 only includes the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE.
In some embodiments of the pseudo-envelope follower power management system 10A of FIG. 2A, the parallel amplifier circuit 14A may also provide a threshold offset current, ITHRESHOLD—OFFSET, 42, generated by the VOFFSET loop circuit 41, as a feedback signal to the multi-level charge pump buck converter 12. An embodiment of the VOFFSET Loop Circuit 41 is depicted in FIG. 8. The VOFFSET loop circuit 41 may be configured to provide a threshold offset current, ITHRESHOLD—OFFSET, 42 as an estimate of the magnitude of the offset voltage, VOFFSET, appearing across the coupling circuit 18. In those cases where the coupling circuit is a wire trace such that VOFFSET is always zero volts, the parallel amplifier circuit 14 may not provide the threshold offset current, ITHRESHOLD—OFFSET, 42 to the multi-level charge pump buck converter 12.
Returning to FIG. 1A, the pseudo-envelope follower power management system 10A may further include a control bus 44 coupled to a controller 50. The control bus 44 may be coupled to a control bus interface 46 of the multi-level charge pump buck converter 12 and the control bus interface 48 of the parallel amplifier circuit 14. The controller 50 may include various logical blocks, modules, and circuits. The controller 50 may be implemented or performed with a processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices. As an example, a combination of computing devices may include a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration. The controller may further include or be embodied in hardware and in computer executable instructions that are stored in memory, and may reside, for example, in Random Access Memory (RAM), flash memory, Read Only Memory (ROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), registers, hard disk, a removable disk, a CD-ROM, or any other form of computer readable medium known in the art. An exemplary storage medium may be coupled to the processor such that a processor can read information from, and write information to, the storage medium. In the alternative, the storage medium or a portion of the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC.
As further depicted in FIG. 3A, with continuing reference to FIGS. 1A and 2A, the multi-level charge pump buck converter 12 may further include an embodiment of the switcher control circuit 52, switcher control circuit 52A, an embodiment of the frequency lock loop (FLL) circuit 54, a frequency lock loop (FFL) circuit 54A, a multi-level charge pump circuit 56, and the switching circuit 58. The switcher control circuit 52A may be in communication with the frequency lock loop (FFL) circuit 54A. The frequency lock loop (FFL) circuit 54A may be in communication with a clock reference 139. The multi-level charge pump circuit 56 and the switching circuit 58 may be configured to receive the DC voltage, VBAT, from the supply input 24 of the multi-level charge pump buck converter 12.
The clock reference 139 may provide a clock reference signal 139A to the frequency lock loop (FLL) circuit 54A. In addition, switcher control circuit 52A may provide a logic level indication of the switching voltage output, VSW—EST—OUT, to the frequency lock loop (FLL) circuit 54A. The logic level indication of the switching voltage output, VSW —EST —OUT, is discussed relative to the logic circuit 148 of FIG. 4A. In some embodiments of the multi-level charge pump buck converter 12, the multi-level charge pump buck converter 12 may not include the frequency lock loop (FLL) circuit 54 and a clock reference 139, as depicted in FIG. 3C.
The switcher control circuit 52A may be configured to receive the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40 and the threshold offset signal, ITHRESHOLD—OFFSET, 42 from the parallel amplifier circuit 14. The switcher control circuit 52A may provide a charge pump mode control output signal 60 to the charge pump mode control input 62 of the multi-level charge pump circuit 56. Based upon the charge pump mode control output signal 60, the multi-level charge pump circuit 56 may generate one of a plurality of output voltages or present an open circuit at the charge pump output 64. The switcher control circuit 52A may further provide a series switch control signal 66 and a shunt switch control signal 68 to the switching circuit 58.
The switching circuit 58 may include a series switch 70 and a shunt switch 72. The series switch 70 and a shunt switch 72 may be a solid state based switch such as a field effect transistor, an insulator-on-semiconductor based transistor, or a bipolar based transistor. The series switch 70 may include a first switch terminal 74, a second switch terminal 76, and a series switch control terminal 78 coupled to the series switch control signal 66. The shunt switch 72 may include a first switch terminal 80, a second switch terminal 82, and a shunt switch control terminal 84 coupled to the shunt switch control signal 68. The first switch terminal 74 of the series switch 70 may be coupled to the supply input 24 of the multi-level charge pump buck converter 12, as depicted in FIGS. 1A and 2A. The second switch terminal 76 of the series switch 70 may be coupled to the first switch terminal 80 of the shunt switch 72 and the charge pump output 64 to form the switching voltage output 26. The second switch terminal 82 of the shunt switch 72 may be coupled to ground.
As depicted in FIG. 7A, with continuing reference to FIGS. 1A, 2A and 3A, the multi-level charge pump circuit 56 may include charge pump control circuit 84, a plurality of switches 86, 88, 90, 92, 94, 96 and 98, a first flying capacitor 100 having a first terminal 100A and a second terminal 100B, and a second flying capacitor 102 having a first terminal 102A and a second terminal 102B. Each of the plurality of switches 86, 88, 90, 92, 94, 96 and 98 may be a solid state based switch implemented with field effect transistors, insulator-on-semiconductor based transistors, or bipolar based transistors, or a combination thereof. Each of the plurality of switches 86, 88, 90, 92, 94, 96 and 98 may be a solid state transmission gate. As another example, each of the plurality of switches 86, 88, 90, 92, 94, 96 and 98 may be based on a GaN process. Alternatively, each of the plurality of switches 86, 88, 90, 92, 94, 96 and 98 may be micro-electromechanical systems (MEMS) contact type switches.
The plurality of switches 86, 88, 90, 92, 94, 96 and 98 may include a first switch 86, a second switch 88, a third switch 90, a fourth switch 92, a fifth switch 94, a sixth switch 96, and a seventh switch 98. The first switch 86 may be coupled between the first terminal 100A of the first flying capacitor 100 and the charge pump output 64. The first switch 86 may include a first switch control input configured to receive a first switch control signal 104 from the charge pump control circuit 84A, where the first switch control signal 104 operably opens and closes the first switch 86 based upon the charge pump mode control signal 60. The second switch 88 may be coupled between the first terminal 100A of the first flying capacitor 100 and the supply input 24 of the multi-level charge pump buck converter 12. The second switch 88 may include a second switch control input configured to receive a second switch control signal 106 from the charge pump control circuit 84A, where the second switch control signal 106 operably opens and closes the second switch 88 based upon the charge pump mode control signal 60. The third switch 90 may be coupled between the second terminal 100B of the first flying capacitor 100 and the supply input 24 of the multi-level charge pump buck converter 12. The third switch 90 may include a third switch control input configured to receive a third switch control signal 108 from the charge pump control circuit 84, where the third switch control signal 108 operably opens and closes the third switch 90 based upon the charge pump mode control signal 60. The fourth switch 92 may be coupled between the second terminal 100B of the first flying capacitor 100 and the first terminal 102A of the second flying capacitor 102. The fourth switch 92 may include a fourth switch control input configured to receive a fourth switch control signal 110 from the charge pump control circuit 84, where the fourth switch control signal 110 operably opens and closes the fourth switch 92 based upon the charge pump mode control signal 60. The fifth switch 94 may be coupled between the second terminal of the supply input 24 of the multi-level charge pump buck converter 12 and the second terminal 102B of the second flying capacitor 102 The fifth switch 94 may include a fifth switch control input configured to receive a fifth switch control signal 112 from the charge pump control circuit 84, where the fifth switch control signal 112 operably opens and closes the fifth switch 94 based upon the charge pump mode control signal 60. The sixth switch 96 may be coupled between the second terminal 102B of the second flying capacitor 102 and ground. The sixth switch 96 may include a sixth switch control input configured to receive a sixth switch control signal 114 from the charge pump control circuit 84A, where the sixth switch control signal 114 operably opens and closes the sixth switch 96 based upon the charge pump mode control signal 60. The seventh switch 98 may be coupled between the first terminal 102A of the second flying capacitor 102 and the charge pump output 64. The seventh switch 98 includes a seventh switch control input configured to receive a seventh switch control signal 116 from the charge pump control circuit 84, where the seventh switch control signal 116 operably opens and closes the seventh switch 98 based upon the charge pump mode control signal 60.
Based upon the charge pump mode control signal 60 received at the charge pump control circuit 84, the charge pump control circuit 84A may configure the plurality of switches 86, 88, 90, 92, 94, 96, and 98 to place the first flying capacitor 100 and the second flying capacitor 102 in various arrangements in order to place the multi-level charge pump circuit 56 in various modes of operation. As an example, the multi-level charge pump circuit 56 may have a charging mode to charge the first flying capacitor 100 and the second flying capacitor 102, a first boost mode to provide 1.5×VBAT at the charge pump output 64, and a second boost mode to provide 2×VBAT at the charge pump output 64.
As an example, in response to receipt of the charge pump mode control signal 60 that indicates the multi-level charge pump circuit 56 should be in the charging mode of operation, the charge pump control circuit 84 configures the first flying capacitor 100 and the second flying capacitor 102 to be coupled in series between the supply input 24 of the multi-level charge pump buck converter 12 and ground, where the first flying capacitor and the second flying capacitor may be switchably disconnected from the charge pump output 64. Assuming that the capacitance of the first flying capacitor 100 and the second flying capacitor 102 are equal, the first flying capacitor 100 and the second flying capacitor 102 each charge to a charged voltage of 1/2×VBAT. The charge pump control circuit 84 configures the first switch 86 to be open, the second switch 88 to be closed, the third switch 90 to be open, the fourth switch 92 to be closed, the fifth switch 94 to be open, the sixth switch 96 to be closed, and the seventh switch 98 to be open.
In response to receipt of the charge pump mode control signal 60 that indicates the multi-level charge pump circuit 56 should be in the first boost mode of operation, the charge pump control circuit 84 configures the first flying capacitor 100 and the second flying capacitor 102 to be arranged in parallel between the charge pump output 64 and the supply input 24 (VBAT) to generate 1.5×VBAT at the charge pump output. The charge pump control circuit 84A configures the first switch 86 to be closed, the second switch 88 to be open, the third switch 90 to be closed, the fourth switch 92 to be open, the fifth switch 94 to be closed, the sixth switch 96 to be open, and the seventh switch 98 to be closed.
In response to receipt of the charge pump mode control signal 60 that indicates the multi-level charge pump circuit 56 should be in the second boost mode of operation, the charge pump control circuit 84 configures the first flying capacitor 100 and the second flying capacitor 102 to be arranged in series between the charge pump output 64 and the supply input 24 (VBAT) to generate 2×VBAT at the charge pump output 64. The charge pump control circuit 84A configures the first switch 86 to be closed, the second switch 88 to be open, the third switch 90 to be open, the fourth switch 92 to be closed, the fifth switch 94 to be closed, the sixth switch 96 to be open, and the seventh switch 98 to be open.
Some embodiments of the multi-level charge pump circuit 56 may further include an eighth switch 118 coupled between the second terminal 100B of the first flying capacitor 100 and ground in order to provide for a first output mode of operation. The eighth switch 118 may include an eighth switch control input configured to receive an eighth switch control signal 120 from the charge pump control circuit 84, where the eighth switch control signal 120 operably opens and closes the eighth switch 118 based upon the charge pump mode control signal 60.
In the first output mode of operation, the multi-level charge pump circuit 56 may provide 1/2×VBAT at the charge pump output 64. In response to receipt of the charge pump mode control signal 60 that indicates the multi-level charge pump circuit 56 should be in the first output mode of operation, the charge pump control circuit 84 configures the first flying capacitor 100 and the second flying capacitor 102 to be coupled in parallel between the charge pump output 64 and ground. The charge pump control circuit 84 configures the first switch 86 to be closed, the second switch 88 to be open, the third switch 90 to be open, the fourth switch 92 to be open, the fifth switch 94 to be open, the sixth switch 96 to be closed, and the seventh switch 98 to be closed and the eighth switch 118 to be closed.
Otherwise, the charge pump control circuit 84 configures the eighth switch 118 to be open when the multi-level charge pump circuit 56 is in the charging mode of operation, the first boost mode of operation, or the second boost mode of operation. Returning to FIG. 3A, with continuing reference to FIGS. 1A and 2A, the switcher control circuit 52A may include a programmable threshold circuit 122 configured to receive a plurality of programmable threshold levels and one embodiment of a threshold detector and control circuit 132A. The programmable threshold levels may be received from a controller 50 via the control bus 44. As an example, in some embodiments, the controller 50 may provide a shunt level threshold parameter, a series level threshold parameter, a first boost level threshold parameter, and a second boost level threshold parameter. In another embodiment, the controller 50 may further provide a first output threshold parameter.
As an example, each of the threshold levels may correspond to one of a plurality of output modes of the multi-level charge pump buck converter 12. As an example, the shunt level threshold parameter may correspond to a shunt output mode of operation. In a shunt output mode of operation of the multi-level charge pump buck converter 12, the series switch 70 is open (not conducting), the multi-level charge pump circuit 56 is in the charging mode of operation, and the shunt switch 72 is closed (conducting) to generate zero volts at the switching voltage output 26. The shunt output mode of operation provides a conduct path for current to continue flowing through the power inductor 16 when the multi-level charge pump circuit 56 is in the charging mode of operation and the series switch 70 is open (not conducting). The series level threshold parameter may correspond to a shunt output mode of operation of the multi-level charge pump buck converter 12. In a series output mode of operation, the series switch 70 is closed (conducting), the multi-level charge pump circuit 56 is in the charging mode of operation, and the shunt switch 72 is open to generate VBAT at the switching voltage output 26. The first boost level threshold parameter may correspond to a first boost output mode of operation of the multi-level charge pump buck converter 12. In the first boost output mode of operation, both the series switch 70 and the shunt switch 72 are open and the multi-level charge pump circuit 56 is in the first boost mode of operation to generate 1.5×VBAT at the switching voltage output 26. The second boost level threshold parameter may correspond to a second boost output mode of operation of the multi-level charge pump buck converter 12. In a second boost output mode of operation, both the series switch 70 and the shunt switch 72 are open and the multi-level charge pump circuit 56 is in the second boost mode of operation to generate a 2×VBAT at the switching voltage output 26.
FIG. 7B depicts an embodiment of a multi-level charge pump 258, depicted in FIGS. 18A and 18B, as multi-level charge pump 258A. The multi-level charge pump 258A is similar to the multi-level charge pump 56 except the multi-level charge pump 258A further includes a ninth switch 119 configured to provide an internal charge pump node parallel amplifier supply 294 as an additional output. The ninth switch 119 may be similar to the plurality of switches 86, 88, 90, 92, 94, 96 and 98 of FIG. 7A. In addition, the multi-level charge pump 258A is similar to the multi-level charge pump 56 except that the charge pump control circuit 84A is replaced by a charge pump control circuit 84B. Unlike the charge pump control circuit 84A, the charge pump control circuit 84B further includes a ninth switch control 121 configured to control the ninth switch 119.
The ninth switch 119 may include a ninth switch control input configured to receive a ninth switch control signal 121 from the charge pump control circuit 84B, where the ninth switch control signal 121 operably opens and closes the ninth switch 119 based upon the charge pump mode control signal 60. The ninth switch may be operably coupled between the first terminal 102A of the second flying capacitor 102 and the internal charge pump node parallel amplifier supply 294.
Operationally, the charge pump control circuit 84B functions similar to the operation of the charge pump control circuit 84A. As an example, the multi-level charge pump circuit 258A may have a charging mode to charge the first flying capacitor 100 and the second flying capacitor 102, a first boost mode to provide 1.5×VBAT at the charge pump output 64, and a second boost mode to provide 2×VBAT at the charge pump output 64. However, unlike the charge pump control circuit 84A, the charge pump control circuit 84B is configured to operably close the ninth switch 119 when the multi-level charge pump 258A is configure to operate in either the first boost mode to provide 1.5×VBAT at the charge pump output 64 or the second boost mode to provide 2×VBAT at the charge pump output 64. Thus, when the ninth switch 119 is in a closed state during either the first boost mode of operation or the second boost mode of operation, the voltage appearing on the first terminal 102A of the second flying capacitor 102, is substantially equal to 1.5×VBAT. Advantageously, the configuration of the multi-level charge pump circuit 258A provides the same voltage output level to the internal charge pump node parallel amplifier supply 294, which may improve the ripple noise on the power amplifier supply voltage VCC.
FIG. 7C depicts another embodiment of a multi-level charge pump 258, depicted in FIGS. 18A and 18B, as multi-level charge pump 258B. The multi-level charge pump 258B is similar to the multi-level charge pump 258A of FIG. 7C except the ninth switch may be operably coupled between the first terminal 100A of the first flying capacitor 100 and the internal chare pump node parallel amplifier supply 294.
Operationally, the charge pump control circuit 84C functions similar to the operation of the charge pump control circuit 84B. As an example, like the multi-level charge pump circuit 258A, the multi-level charge pump circuit 258B may have a charging mode to charge the first flying capacitor 100 and the second flying capacitor 102, a first boost mode to provide 1.5×VBAT at the charge pump output 64, and a second boost mode to provide 2×VBAT at the charge pump output 64. In addition, like the charge pump control circuit 84B, the charge pump control circuit 84C is configured to operably close the ninth switch 119 when the multi-level charge pump 258B is configured to operate in either the first boost mode to provide 1.5×VBAT at the charge pump output 64 or the second boost mode to provide 2×VBAT at the charge pump output 64. Thus, when the ninth switch 119 is in a closed state during either the first boost mode of operation or the second boost mode of operation, the voltage appears on the first terminal 100A of the first flying capacitor 100. Due to the topological location of the first flying capacitor, the voltage output level provided to the internal charge pump node parallel amplifier supply 294 may be 1.5×VBAT when the multi-level charge pump 258B is configured to operate in the first boost mode and 2.0×VBAT when the charge pump 258B is configured to operate in the second boost mode. As a result, advantageously, the multi-level charge pump circuit 258B may provide a higher power supply rail for the parallel amplifier 35 of FIGS. 18A and 18B. In particular, in the case where the parallel amplifier 35 of FIGS. 18A and 18B is a rechargeable parallel amplifier, similar to the rechargeable parallel amplifiers 35E of FIG. 12E and the rechargeable parallel amplifier 35F of FIG. 12F, the saved charge voltage, VAB on the charge conservation capacitor, CAB, may be increased and result in a larger range of operation of the second output stage, as depicted in FIGS. 12E and 12F.
In those embodiments that further provide a first output threshold parameter (not shown), the first output threshold parameter may correspond to a first output mode of operation of the multi-level charge pump buck converter 12. In the first output mode of operation, both the series switch 70 and the shunt switch 72 are open and the multi-level charge pump circuit 56 is in the first output mode of operation to generate a 1/2×VBAT at the switching voltage output 26.
Returning to FIG. 3A, based upon the shunt level threshold parameter, the series level threshold parameter, the first boost level threshold parameter, and the second boost level threshold parameter, the programmable threshold circuit 122 generates a shunt level threshold 124, a series level threshold 126, a first boost level threshold 128, and a second boost level threshold 130, respectively, which is provided to the threshold detector and control circuit 132A. In those embodiments that provide for a first output threshold parameter and a first output mode of operation of the multi-level charge pump circuit 56, the programmable threshold circuit 122 may further generate a first output threshold (not shown), which is provided to the threshold detector and control circuit 132A.
The switcher control circuit 52A may also receive a mode switch control signal 131 from the controller 50. The mode switch control signal 131 may configure the threshold detector and control circuit 132A to operate the multi-level charge pump buck converter in different modes of operation. As an example, the mode switch control signal 131 may configure operation of a state machine within the threshold detector and control circuit 132A that governs how the switching voltage output 26 transitions the switching voltage output 26 to provide different output levels. As a first example embodiment of a state machine within the threshold detector and control circuit 132A, the mode switch control signal 131 may configure the multi-level charge pump buck converter 12 to operate in a first mode of operation, depicted in FIG. 5A. As another example embodiment of a state machine within the threshold detector and control circuit 132A, the mode switch control signal 131 may configure the multi-level charge pump buck converter 12 to operate in a second mode of operation, depicted in FIG. 6A.
Continuing with FIG. 3A, the switcher control circuit 52A may further include a multiplier circuit 134 and a summing circuit 136. The multiplier circuit may be configured to receive the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, and a threshold scalar 137A from the threshold detector and control circuit 132A. The threshold scalar 137A may be provided by FLL circuit 54A, which is one embodiment of the frequency lock loop (FLL) circuit 54 depicted in FIG. 2A.
The FLL circuit 54A receives a reference clock 139A from a clock reference 139 and a logic level indication of the switching voltage output, VSW—EST—OUT. The FLL circuit 54A extracts the operating frequency of the multi-level charge pump buck converter 12 based upon the logic level indication of the switching voltage output, VSW—EST—OUT. Thereafter, the FLL circuit 54A compares the extracted operating frequency of the multi-level charge pump buck converter 12 to the reference clock 139A to generate the threshold scalar 137A. The magnitude of the threshold scalar 137A may be used to adjust the operating frequency of the multi-level charge pump buck converter 12. In some embodiments (not shown), the FLL circuit 54A may provide the threshold scalar 137A directly to the multiplier circuit 134.
The multiplier circuit 134 may multiply the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, by the threshold scalar 137A to generate a scaled parallel amplifier output current estimate 138. The scaled parallel amplifier output current estimate 138 is provided to the summing circuit 136. The summing circuit 136 subtracts the threshold offset current, ITHRESHOLD—OFFSET, from the scaled parallel amplifier output current estimate 138 to generate a compensated parallel amplifier circuit output current estimate, IPAWA—COMP. In those embodiments of the parallel amplifier circuit 14 that do not include the VOFFSET loop circuit 41, the threshold offset current, ITHRESHOLD—OFFSET, and summing circuit 136 are omitted.
The scaled parallel amplifier output current estimate 138 may be used to control the operating frequency of the multi-level charge pump buck converter 12 by increasing or decreasing the magnitude of the parallel amplifier circuit output current estimate, IPAWA—OUT—EST. As an example, the FLL circuit 54A may be configured to increase the magnitude of the threshold scalar 137A to increase the magnitude of the scaled parallel amplifier output current estimate 138. As the magnitude of the scaled parallel amplifier output current estimate 138 increases, the operating frequency of the multi-level charge pump buck converter 12 will tend to also increase, which will tend to increase the power inductor current, ISW—OUT, delivered by the power inductor 16. The FLL circuit 54A may further be configured to decrease the magnitude of the threshold scalar 137A to decrease the magnitude of the scaled parallel amplifier output current estimate 138. As the magnitude of the scaled parallel amplifier output current estimate 138 decreases, the magnitude of the scaled parallel amplifier output current estimate 138, will tend to decrease the operating frequency of the multi-level charge pump buck converter 12. As the operating frequency of the multi-level charge pump buck converter 12 decreases, the power inductor current, ISW—OUT, is delivered by the power inductor 16. The threshold offset current, ITHRESHOLD—OFFSET, may be used to control the offset voltage, VOFFSET, which appears across the coupling circuit 18 (FIG. 2A).
FIG. 8 depicts the VOFFSET, Loop Circuit 41 that generates the threshold offset current, ITHRESHOLD—OFFSET. Returning to FIG. 3A, as the threshold offset current, ITHRESHOLD—OFFSET, increases above zero current, the value magnitude of the compensated parallel amplifier circuit output current estimate, IPAWA—COMP—EST, is reduced, which tends to lower the output frequency of the multi-level charge pump buck converter 12. As the output frequency of the multi-level charge pump buck converter 12 is decreased, the power inductor current, ISW—OUT, delivered by the power inductor 16 will also decrease. As the power inductor current, ISW—OUT, delivered by the power inductor 16 decreases, the offset voltage, VOFFSET, also decreases because the parallel amplifier circuit output current, IPAWA—OUT, tends to become positive to compensate for the reduction of the power inductor current, ISW—OUT. As the threshold offset current, ITHRESHOLD—OFFSET, decreases below zero current, the value magnitude of the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is increased, which tends to increase the output frequency of the multi-level charge pump buck converter 12. As the output frequency of the multi-level charge pump buck converter 12 is increased, the power inductor current, ISW—OUT, delivered by the power inductor 16 increases. As the power inductor current, ISW—OUT, increases, the offset voltage, VOFFSET, also tends to increase because the parallel amplifier circuit output current, IPAWA—OUT, tends to become negative to absorb the increase of the power inductor current, ISW—OUT.
As depicted in FIG. 4A, with continuing reference to FIGS. 2A and 3A, the threshold detector and control circuit 132A includes a first comparator 140, a second comparator 142, a third comparator 144, a fourth comparator 146, and a logic circuit 148A. The example embodiment of the logic circuit 148A may include a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gates or transistor logic, discrete hardware components, or any combination thereof. Some embodiments of the logic circuit 148A may be implemented in either a digital or analog processor.
The first comparator 140 includes a positive terminal coupled to the shunt level threshold 124, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, and a first comparator output configured to generate a shunt level indication 150A, which is provided to the logic circuit 148A. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the shunt level threshold 124, the shunt level indication 150A is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the shunt level threshold 124, the shunt level indication 150A is de-asserted. The second comparator 142 includes a positive terminal coupled to the series level threshold 126, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, and a second comparator output configured to generate a series level indication 152A, which is provided to the logic circuit 148A. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the series level threshold 126, the series level indication 152A is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the series level threshold 126, the series level indication 152A is de-asserted. The third comparator 144 includes a positive terminal coupled to the first boost level threshold 128, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, and a third comparator output configured to generate a first boost level indication 154A, which is provided to the logic circuit 148A. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than the first boost level threshold 128, the first boost level indication 154A is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the first boost level threshold 128, the first boost level indication 154A is de-asserted. The fourth comparator 146 includes a positive terminal coupled to the second boost level threshold 130, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, and a fourth comparator output configured to generate a second boost level indication 156A, which is provided to the logic circuit 148A. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than the second boost level threshold 130, the second boost level indication 156A is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the second boost level threshold 130, the second boost level indication 156A is de-asserted.
The threshold detector and control circuit 132A may further include a first output buffer 158, a second output buffer 160, and a third output buffer 161. The threshold detector and control circuit 132A provides a series switch control output 162 to the first output buffer 158, which provides the series switch control signal 66 to the series switch 70. The threshold detector and control circuit 132A provides a shunt switch control output 164 to the second output buffer 160, which provides the shunt switch control signal 68 to the shunt switch 72. In addition, the threshold and control circuit 132A provides one or more switching voltage output cmos signals, VSW—EST—CMOS—SIGNAL(s), 166, to the third output buffer 161, which provide the switching voltage output, VSW—EST, 38B.
Each of the one or more switching voltage output cmos signals, VSW—EST—CMOS—SIGNAL(s), indicates an output mode of the multi-level charge pump buck converter 12. Based upon one or more switching voltage output cmos signals, VSW—EST—CMOS—SIGNAL(s), the third output buffer 161 generates the switching voltage output, VSW—EST, 38B. The third output buffer 161 is supplied by the DC voltage, VBAT, such that the output of the third output buffer 161 does not exceed the DC voltage, VBAT.
FIGS. 11A-F depict various waveforms that may be used to represent the switching voltage output, VSW—EST, 38B. FIG. 11A depicts one embodiment of the switching voltage output, VSW—EST, 38B. When the multi-level charge pump buck converter 12 is in either the series output mode, the first boost output mode, or the second boost output mode, the third output buffer 161 outputs a boost/series mode level. Alternatively, when multi-level charge pump buck converter 12 is in the shunt output mode, the third output buffer 161 outputs a shunt mode level.
FIG. 11B depicts another embodiment of the switching voltage output, VSW—EST, 38B. When the multi-level charge pump buck converter 12 is in the series output mode, the third output buffer 161 generates a series level. When the multi-level charge pump buck converter 12 is in either the first boost output mode or the second boost output mode, the third output buffer 161 outputs a boost mode level. Alternatively, when multi-level charge pump buck converter 12 is in the shunt output mode, the third output buffer 161 outputs a shunt mode level.
FIG. 11C depicts another embodiment of the switching voltage output, VSW—EST, 38B. When the multi-level charge pump buck converter 12 is in the series output mode, the third output buffer 161 generates a series level. When the multi-level charge pump buck converter 12 is in the first boost output mode the third output buffer 161 generates a first boost level. When the multi-level charge pump buck converter 12 is in the second boost output mode, the third output buffer 161 outputs a second boost mode level. Alternatively, when the multi-level charge pump buck converter 12 is in the shunt output mode, the third output buffer 161 outputs a shunt mode level.
FIG. 11D depicts another embodiment of the switching voltage output, VSW—EST, 38B for the case where the multi-level charge pump circuit 56 includes a first output mode of operation. When the multi-level charge pump buck converter 12 is in the first output mode of operation, the third output buffer 161 generates a first output level. When the multi-level charge pump buck converter 12 is in the series output mode, the third output buffer 161 generates a series level. When the multi-level charge pump buck converter 12 is in the first boost output mode, the third output buffer 161 generates a first boost level. When the multi-level charge pump buck converter 12 is in the second boost output mode, the third output buffer 161 outputs a second boost mode level. Alternatively, when multi-level charge pump buck converter 12 is in the shunt output mode, the third output buffer 161 outputs a shunt level.
FIG. 11E depicts another embodiment of the switching voltage output, VSW—EST, 38B for the case where the multi-level charge pump circuit 56 includes a first output mode of operation. When the multi-level charge pump buck converter 12 is in the first output mode of operation, the third output buffer 161 generates a first output level. However, when the multi-level charge pump buck converter 12 is in either the series output mode, the first boost output mode, or the second boost output mode, the third output buffer 161 generates a boost/series level. Alternatively, when the multi-level charge pump buck converter 12 is in the shunt output mode, the third output buffer 161 outputs a shunt mode level.
FIG. 11F depicts another embodiment of the switching voltage output, VSW—EST, 38B for the case where the multi-level charge pump circuit 56 includes a first output mode of operation. When the multi-level charge pump buck converter 12 is in either the series output mode, the first boost mode, or the second boost mode, the third output buffer 161 generates a boost/series level. Alternatively, when the multi-level charge pump buck converter 12 is in either the first output mode of operation or the shunt output mode, the third output buffer 161 outputs a shunt level.
FIG. 8 depicts the VOFFSET Loop Circuit 41 that generates the threshold offset current, ITHRESHOLD—OFFSET, based upon a calculated value of VOFFSET and a target offset voltage, VOFFSET—TARGET. The target offset voltage, VOFFSET—TARGET, may be based upon a parameter provided by the controller 50 to the parallel amplifier circuit 14.
The VOFFSET Loop Circuit 41 includes a first subtractor circuit, a second subtractor circuit, and an integrator circuit. The first subtractor circuit may be configured to receive the power amplifier supply voltage VCC and the parallel amplifier output, VPARA—AMP. The first subtractor circuit subtracts the parallel amplifier output, VPARA—AMP from the power amplifier supply voltage VCC to generate the offset voltage, VOFFSET, which appears across the coupling circuit 18 (FIG. 1A). The second subtractor circuit receives the offset voltage, VOFFSET, and the target offset voltage, VOFFSET—TARGET. The second subtractor circuit subtracts the target offset voltage, VOFFSET—TARGET, from the offset voltage, VOFFSET, to generate an offset error voltage, VOFFSET—ERROR, which is provided to the integrator circuit. The integrator circuit integrates the offset error voltage, VOFFSET—ERROR, to generate the threshold offset current, ITHRESHOLD—OFFSET, which is provided to the multi-level charge pump buck converter 12 (FIG. 1A).
The operation of the logic circuit 148A of FIG. 4A will now be discussed with continuing reference to FIGS. 2A, 3A, 5A, 6A, and 7. The logic circuit 148A may be digital or analog based logic configured for one or more state machines of the threshold detector and control circuit 132A. As an example embodiment, the logic circuit 148A (FIG. 4A) may have a first state machine corresponding to a first mode of operation of the multi-level charge pump buck converter 12, depicted in FIG. 5A, and a second state machine corresponding to a second mode of operation of the multi-level charge pump buck converter 12, depicted in FIG. 6A. Based on the mode switch control signal 131 received by the threshold detector and control circuit 132A, the threshold detector and control circuit 132A may configure the logic circuit 148A to use the first state machine to govern operation of the multi-level charge pump buck converter 12 using the first state machine of the logic circuit 148A, depicted in FIG. 5A. Alternatively, the threshold detector and control circuit 132A may configure the logic circuit 148A to use the second state machine to govern operation of the multi-level charge pump buck converter 12 using the second state machine of the logic circuit 148A, depicted in FIG. 6A.
As depicted in FIG. 4A, the logic circuit 148A may include a boost lockout counter 184 and a boost time counter 186. The boost time counter 186 may be used to keep track of the time that the multi-level charge pump buck converter 12 of FIG. 2A is in either the first boost output mode or the second output boost mode. When the multi-level charge pump buck converter 12 is in either the first boost output mode or the second boost output mode, the multi-level charge pump circuit 56 (FIG. 3A) is configured to be in either the first boost mode of operation or the second boost mode of operation, respectively. In one embodiment of the logic circuit 148A, when the logic circuit 148A determines that the multi-level charge pump buck converter 12 is in either the first boost output mode or the second output boost mode, the logic circuit 148A resets the counter output of the boost time counter 186 and enables the boost time counter 186 to begin counting up. The logic circuit 148A compares the counter output of the boost time counter 186 to a maximum boost time parameter, which may be provided by controller 50. If the counter output of the boost time counter 186 is equal to or exceeds the maximum boost time parameter before the multi-level charge pump buck converter 12 is configured to return to either the shunt output mode of operation or the series output mode of operation, the logic circuit 148A asserts a minimum charge time indicator. However, if the multi-level charge pump buck converter 12 returns to either the series output mode of operation or the shunt output mode of operation while the counter output of the boost time counter 186 is less than the maximum boost time parameter, the logic circuit 148A de-asserts the minimum charge time indicator.
The boost lockout counter 184 may be a count-down timer that is used to ensure that the multi-level charge pump circuit 56 of FIGS. 2A and 3A remains in a charging mode of operation for a minimum charge time period after the multi-level charge pump circuit 56 has been in either the first boost mode of operation or the second boost mode of operation. This permits the first flying capacitor 100 and the second flying capacitor 102, of FIG. 7A, a sufficient amount of time to charge before the multi-level charge pump circuit 56 transitions again into either the first boost mode of operation or the second boost mode of operation. The minimum charge time period may be a parameter provided by the controller 50 via the control bus 44, as depicted in FIG. 1A. Operationally, after the multi-level charge pump buck converter 12 transitions from either the first boost output mode or the second boost output mode to either the shunt output mode of operation or the series output mode of operation, the logic circuit 148A determines whether the minimum charge time indicator is asserted. If the minimum charge time indicator is asserted, the logic circuit 148A sets the count value of the boost lockout counter 184 to an equal minimum charge time period and enables the boost lockout counter 184 to begin counting down. Once the boost lockout counter 184 counts down to zero, the logic circuit 148A is configured to de-assert the minimum charge time indicator.
Operation of the first state machine implemented in the logic circuit 148A, which is depicted in FIG. 5A, will now be described. The first state machine includes a shunt output mode 188A, a series output mode 190A, a first boost output mode 192A, and a second boost output mode 194A.
In the shunt output mode 188A, the logic circuit 148A (FIG. 4A) configures the series switch control output 162 such that the series switch 70 (FIG. 3A) is in an open state (not conducting). The logic circuit 148A also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). In addition, the logic circuit 148A configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 2A) to be in a charging mode of operation. As a result, the switching voltage output 26 of FIG. 3A is configured to provide a switching voltage, VSW, substantially equal to ground. In response to assertion of the series level indication 152A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the series level threshold 126, the logic circuit 148A configures the first state machine to transition to the series output mode 190A. Otherwise the state machine remains in the shunt output mode 188A.
In the series output mode 190A, the logic circuit 148A configures the series switch control output 162 such that the shunt switch 70 is in a closed state (conducting). The logic circuit 148A also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148A configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3A is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT.
In response to de-assertion of the shunt level indication 150A (FIG. 4A), which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the shunt level threshold 124, the logic circuit 148A configures the first state machine to transition to the shunt output mode 188A (FIG. 5A). However, in response to assertion of the first boost level indication 154A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the first boost level threshold 128, the logic circuit 148A configures the first state machine to transition to the first boost output mode 192A. Otherwise, the first state machine remains in the series output mode 190A.
In the first boost output mode 192A, the logic circuit 148A (FIG. 4A) configures the series switch control output 162 such that the series switch 70 (FIG. 3A) is in an open state (not conducting). The logic circuit 148A also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148A configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a first boost mode of operation to provide 1.5×VBAT at the charge pump output 64. As a result, switching voltage output 26 of FIG. 3A is configured to provide a switching voltage, VSW, substantially equal to 1.5×VBAT. In response to de-assertion of the shunt level indication 150A (FIG. 4A), which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the shunt level threshold 124, the logic circuit 148A configures the first state machine to transition to the shunt output mode 188A (FIG. 5A). However, in response to assertion of the second boost level indication 156A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the second boost level threshold 130, the logic circuit 148A configures the first state machine to transition to the second boost output mode 194A. Otherwise, the first state machine remains in the first boost output mode 192A.
In the second boost output mode 194A, the logic circuit 148A (FIG. 4A) configures the series switch control output 162 such that the series switch 70 (FIG. 3A) is in an open state (not conducting). The logic circuit 148A also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148A configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a second boost mode of operation to provide 2×VBAT at the charge pump output 64. As a result, the switching voltage output 26 of FIG. 3A is configured to provide a switching voltage, VSW, substantially equal to 2×VBAT. In response to de-assertion of the shunt level indication 150A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the shunt level threshold 124, the first state machine transitions to the shunt output mode 188A. Otherwise, the state machine remains in the second boost output mode 194A.
Operation of the second state machine of the logic circuit 148A, which is depicted in FIG. 6A, will now be described. The second state machine includes a shunt output mode 196A, a series output mode 198A, a first boost output mode 200A, and a second boost output mode 202A. In addition, the second state machine uses the above described boost lockout counter 184 and boost time counter 186 of the logic circuit 148A.
In the shunt output mode 196A, the logic circuit 148A (FIG. 4A) configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148A also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). In addition, the logic circuit 148A configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3A) to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3A is configured to provide a switching voltage, VSW, substantially equal to ground. If the boost lockout counter 184 is enabled, the boost lockout counter 184 continues to count down. In response to assertion of the series shunt level indication 152A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the series level threshold 126, the second state machine transitions to the series output mode 198A. Otherwise the second state machine remains in the shunt output mode 196A.
In the series output mode 198A, the logic circuit 148A (FIG. 4A) configures the series switch control output 162 such that the series switch 70 is in a closed state (conducting). The logic circuit 148A also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148A configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3A is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT. If the boost lockout counter 184 is enabled, the boost lockout counter 184 continues to count down. In response to de-assertion of the shunt level indication 150A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the shunt level threshold 124, the logic circuit 148A configures the second state machine to transition to the shunt output mode 196A. However, in response to assertion of the first boost level indication 154D, which indicates that the compensated power amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the first boost level threshold 128, the logic circuit 148A determines whether both the minimum charge time indicator is de-asserted and the first boost level indication is asserted. If the minimum charge time indicator is de-asserted and the first boost level indication is asserted, the logic circuit 148A configures the second machine to transition to the first boost output mode 200A. Otherwise, the logic circuit 148A prevents the second state machine from transitioning to the first boost output mode 200A until the minimum time indicator is de-asserted. Once both the minimum charge time indicator are de-asserted and the first boost level indication 154A is asserted, the logic circuit 148A configures the second state machine to transition to the first boost output mode 200A, resets the counter output of the boost time counter 186, and enables the boost time counter 186 to begin counting up. Otherwise, the second state machine remains in the shunt output mode 198A.
In the first boost output mode 200A, the logic circuit 148A configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148A also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148A configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a first boost mode of operation 200A to provide 1.5×VBAT at the charge pump output 64. As a result, the switching voltage output 26 of FIG. 3A is configured to provide a switching voltage, VSW, substantially equal to 1.5×VBAT. In response to de-assertion of the first boost level indication 154A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the first boost level threshold 128, the logic circuit 148A configures the second state machine to transition to the shunt output mode 198A. If the count output of the boost time counter 186 exceeds the maximum boost time parameter, the logic circuit 148A asserts a minimum charge time indicator. In response to the minimum charge time indicator being asserted, the logic circuit 148A sets the count value of the boost lockout counter 184 and enables the boost lockout counter 184 to begin counting down. However, in response to assertion of the second boost level indication 156A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the second boost level threshold 130, the logic circuit 148A configures the second state machine to transition to the second boost output mode 202A. Otherwise, the second state machine remains in the first boost output mode 200A.
In the second boost output mode 202A, the logic circuit 148A configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148A also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148A configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3a) to be in a second boost mode of operation 200A to provide 2×VBAT at the charge pump output 64. As a result, switching voltage output 26 of FIG. 3A is configured to provide a switching voltage, VSW, substantially equal to 2×VBAT.
In response to de-assertion of the first boost level indication 154A, which indicates that the compensated power amplifier circuit output current estimate, IPAWA—COMP, is less than the first boost level threshold 128, the logic circuit 148A configures the second state machine to transition to the series output mode 198A. If the count output of the boost time counter 186 exceeds the maximum boost time parameter, the logic circuit 148A asserts a minimum charge time indicator. In response to the minimum charge time indicator being asserted, the logic circuit 148A sets the count value of the boost lockout counter 184 and enables the boost lockout counter 184 to begin counting down. Otherwise, the second state machine remains in the second boost output mode 202A. The threshold and control circuit 132A further provides a logic level indication of the switching voltage output, VSW—EST—OUT, which is a logic level representation of the switching voltage output, VSW. The switching voltage output, VSW—EST—OUT, may be based upon the VSW—EST—CMOS—SIGNAL(s). In some embodiment of threshold and control circuit 132A, a logic level indication of the switching voltage output, VSW—EST—OUT, may be asserted when multi-level charge pump buck converter 12 is in either the series output mode, the first boost output mode, or the second boost output mode. The logic level indication of the switching voltage output, VSW—EST—OUT, is de-asserted when the multi-level charge pump buck converter 12 is in the shunt output mode.
FIG. 3B depicts another embodiment of switcher control circuit 52, switcher control circuit 52B, and another embodiment of the FLL circuit 54 of the multi-level charge pump buck converter 12, FLL circuit 54B. The operation of the switcher control circuit 52B and the FLL circuit 54B will now be described.
Unlike the FLL circuit 54A depicted in FIG. 3B, the FLL circuit 54B outputs a threshold scalar′ 137B, Similar to the FLL circuit 54A, the FLL circuit 54B receives a reference clock 139A from a clock reference 139 and a logic level indication of the switching voltage output, VSW—EST—OUT. The FLL circuit 54B extracts the operating frequency of the multi-level charge pump buck converter 12 based upon the logic level indication of the switching voltage output, VSW—EST—OUT. Thereafter, the FLL circuit 54B compares the extracted operating frequency of the multi-level charge pump buck converter 12 to the reference clock 139A to generate the threshold scalar′ 137B. The magnitude of the threshold scalar′ 137B may be used to adjust the operating frequency of the multi-level charge pump buck converter 12. As will be discuss relative to the threshold detector and control circuit 132B of FIG. 4B, the FLL circuit 54B provide the threshold scalar′ 137B directly to a plurality of multiplier circuits 168, 170, 172, and 174. The plurality of multiplier circuits 168, 170, 172, and 174 may be used to scale the shunt level threshold 124, the series level threshold 126, the first boost level threshold 128, and the second boost level threshold 130, respectively to generate a scaled shunt level threshold 176, a scaled series level threshold 178, a scaled first boost level threshold 180, and a scaled second boost level threshold 180. The scaled shunt level threshold 176, the scaled series level threshold 178, the scaled first boost level threshold 180, and the scaled second boost level threshold 180 may be used to control the operating frequency of the multi-level charge pump buck converter 12.
As an example, the FLL circuit 54B may be configured to decrease the magnitude of the threshold scalar′ 137B to decrease the magnitude of the scaled shunt level threshold 176, the scaled series level threshold 178, the scaled first boost level threshold 180, and the scaled second boost level threshold 180. As the magnitudes of the scaled shunt level threshold 176, the scaled series level threshold 178, the scaled first boost level threshold 180, and the scaled second boost level threshold 180 decrease, the operating frequency of the multi-level charge pump buck converter 12 will tend to increase, which will tend to increase the power inductor current, ISW—OUT, delivered by the power inductor 16.
The FLL circuit 54B may be configured to increase the magnitude of the threshold scalar′ 137B to increase the magnitude of the scaled shunt level threshold 176, the scaled series level threshold 178, the scaled first boost level threshold 180, and the scaled second boost level threshold 180. As the scaled shunt level threshold 176, the scaled series level threshold 178, the scaled first boost level threshold 180, and the scaled second boost level threshold 180 are increased, the operating frequency of the multi-level charge pump buck converter 12 will tend to decrease, which will tend to decrease the power inductor current, ISW—OUT, delivered by the power inductor 16.
Returning to FIG. 3B, unlike the switcher control circuit 52A of FIG. 3A, switcher control circuit 52B includes a threshold detector and control circuit 132B. The switcher control circuit 52B omits the multiplier circuit 134. As will be discussed below relative to the threshold detector and control circuit 132B of FIG. 4b, the summing circuit 136, is placed in threshold detector and control circuit 132B.
Also, similar to the switcher control circuit 52A, the switcher control circuit 52B may also receive a mode switch control signal 131 from the controller 50. The mode switch control signal 131 may configure the threshold detector and control circuit 132B to operate the multi-level charge pump buck converter in different modes of operation. As an example, the mode switch control signal 131 may configure operation of a state machine within the threshold detector and control circuit 132B that governs how the switching voltage output 26 transitions the switching voltage output 26 to provide different output levels. As a first example embodiment of a state machine within the threshold detector and control circuit 132B, the mode switch control signal 131 may configure the multi-level charge pump buck converter 12 to operate in a first mode of operation, depicted in FIG. 5B. As another example embodiment a state machine within the threshold detector and control circuit 132A, the mode switch control signal 131 may configure the multi-level charge pump buck converter 12 to operate in a second mode of operation, depicted in FIG. 6B.
Referring to FIG. 4B, the FLL circuit 54B will now be discussed. Similar to FLL Circuit 54B, the FLL circuit 54B may be configured to receive a clock reference signal 139A from the clock reference circuit 139 and a logic level indication of the switching voltage output, VSW—EST—OUT, from the switcher control circuit 52B. The logic level indication of the switching voltage output, VSW—EST—OUT, may be provided by the logic circuit 148B of the threshold detector and control circuit 132B. As discussed above, the logic level indication of the switching voltage output, VSW—EST—OUT, is a logic level representation of the switching voltage output, VSW.
The one embodiment of the threshold detector and control circuit 132B includes a first multiplier circuit 168, a second multiplier circuit 170, a third multiplier circuit 172, and a forth multiplier circuit 174. The first multiplier circuit 168 may be configured to receive the shunt level threshold 124 and the receive threshold scalar′ 137B. The first multiplier circuit 168 multiplies the shunt level threshold 124 by the receive threshold scalar′ 137B to generate a scaled shunt level threshold 176. The second multiplier circuit 170 may be configured to the series level threshold 126 and the threshold scalar′ 137B. The second multiplier circuit 170 multiplies the series level threshold 126 by the threshold scalar′ 137B to generate a scaled series level threshold 178. The third multiplier circuit 172 may be configured to the first boost level threshold 128 and the threshold scalar′ 137B. The third multiplier circuit 172 may multiplies the first boost level threshold 128 by the threshold scalar′ 137B to generate a scaled first boost level threshold 180. The forth multiplier circuit 174 may be configured to the second boost level threshold 130 and the threshold scalar′ 137B. The forth multiplier circuit 174 multiplies the second boost level threshold 130 by the threshold scalar′ 137B to generate the scaled second boost level threshold 182. The summing circuit 136 subtract the threshold offset current, ITHRESHOLD—OFFSET, 42 from the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40 to generate a compensated parallel amplifier circuit output current estimate, IPAWA—COMP′. As discussed before, the threshold offset current, ITHRESHOLD—OFFSET, may be used to control the offset voltage, VOFFSET, that is generated across the coupling circuit 18, as depicted in FIG. 2A. In the case where the coupling circuit 18 is a wire, such that the parallel amplifier output 32A is directly coupled to the power amplifier supply node 28, the VOFFSET loop circuit 41 and the threshold offset current, ITHRESHOLD—OFFSET, are omitted such that IPAWA—COMP′ is the same as parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40.
The first comparator 140 includes a positive terminal coupled to the scaled shunt level threshold 176, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, and a first comparator output configured to generate a shunt level indication 150B, which is provided to the logic circuit 148B. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the scaled shunt level threshold 176, the shunt level indication 150C is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the scaled shunt level threshold 176, the shunt level indication 150B is de-asserted. The second comparator 142 includes a positive terminal coupled to the scaled series level threshold 178, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, and a second comparator output configured to generate a series level indication 152B, which is provided to the logic circuit 148B. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the scaled series level threshold 178, the series level indication 152B is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the shunt series level threshold 178, the series level indication 150B is de-asserted. The third comparator 144 includes a positive terminal coupled to the scaled first boost level threshold 180, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, and a third comparator output configured to generate a first boost level indication 154B, which is provided to the logic circuit 148B. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than the scaled first boost level threshold 180, the first boost level indication 154B is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the scaled first boost level threshold 180, the first boost level indication 154B is de-asserted. The fourth comparator 146 includes a positive terminal coupled to the scaled second boost level threshold 182, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, and a fourth comparator output configured to generate a second boost level indication 156B, which is provided to the logic circuit 148B. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than the scaled second boost level threshold 182, the second boost level indication 156B is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the scaled second boost level threshold 186, the second boost level indication 156B is de-asserted.
The logic circuit 148B will now be discussed. The logic circuit 148B is similar to the logic circuit 148A of FIG. 4A. The example embodiment of the logic circuit 148B may include a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gates or transistor logic, discrete hardware components, or any combination thereof designed to perform. Some embodiments of the logic circuit 148B may be implemented in either a digital or analog processor. The logic circuit 148B generates the series switch control output 162, the shunt switch control output 164, the one or more switching voltage output cmos signals, VSW—EST—CMOS—SIGNAL(s), 166, the charge pump control signal 60, and the logic level indication of the switching voltage output, VSW—EST—OUT in a similar fashion as the logic circuit 148A, which has been previously discussed.
The operation of the logic circuit 148B will now be discussed with continuing reference to FIGS. 3B, 4B, 5B, 6B, and 7A. Similar to the logic circuit 148A of FIG. 4A, the logic circuit 148B may be digital or analog based logic configured for one or more state machines of the threshold detector and control circuit 132B. As an example embodiment, the logic circuit 148B (FIG. 4B) may have a first state machine corresponding to a first mode of operation, depicted in FIG. 5B and a second state machine corresponding to a second mode of operation, depicted in FIG. 6B. Based on the mode switch control signal 131 received by the threshold detector and control circuit 132B, the threshold detector and control circuit 132B may configure the logic circuit 148B to use the first state machine to govern operation of the multi-level charge pump buck converter using the first state machine of the logic circuit 148B, depicted in FIG. 5B. Alternatively, the threshold detector and control circuit 132B may configure the logic circuit 148B to use the second state machine to govern operation of the multi-level charge pump buck converter using the second state machine of the logic circuit 148B, depicted in FIG. 6B
Also similar to the logic circuit 148A, the logic circuit 148B may include a boost lockout counter 184 and a boost time counter 186. The boost time counter 186 may be used to keep track of the time that the multi-level charge pump buck converter 12 of FIG. 2A is in either the first boost output mode or the second output boost mode. When the multi-level charge pump buck converter 12 is in either the first boost output mode or the second boost output mode, the multi-level charge pump circuit 56 (FIG. 3B) is configured to be in either the first boost mode of operation or the second boost mode of operation, respectively. In one embodiment of the logic circuit 148B, when the logic circuit 148B determines that the multi-level charge pump buck converter 12 is in either the first boost output mode or the second output boost mode, the logic circuit 148B resets the counter output of the boost time counter 186 and enables the boost time counter 186 to begin counting up. The logic circuit 148B compares the counter output of the boost timer counter 186 to a maximum boost time parameter, which may be provided by controller 50. If the counter output of the boost time counter 186 is equal to or exceeds the maximum boost time parameter before the multi-level charge pump buck converter 12 is configured to return to either the shunt output mode of operation or the series output mode of operation, the logic circuit 148B asserts a minimum charge time indicator. However, if the multi-level charge pump buck converter 12 returns to either the series output mode of operation or the shunt output mode of operation while the counter output of the boost time counter 186 is less than the maximum boost time parameter, the logic circuit 148B de-asserts the minimum charge time indicator.
Similar to the boost lockout counter 184 of the logic circuit 148A, The boost lockout counter 184 of the logic circuit 148B may be a count-down timer that is used to ensure that the multi-level charge pump circuit 56 of 3B remains in a charging mode of operation for a minimum charge time period after the multi-level charge pump circuit 56 has been in either the first boost mode of operation or the second boost mode of operation. This permits the first flying capacitor 100 and the second flying capacitor 102 of FIG. 7A a sufficient amount of time to charge before the multi-level charge pump circuit 56 transitions again into either the first boost mode of operation or the second boost mode of operation. Similar to the logic circuit 148A, the minimum charge time period may be a parameter provided by the controller 50 via the control bus 44 to the logic circuit 148B. Operationally, after the multi-level charge pump buck converter 12 transitions from either the first boost output mode or the second boost output mode to either the shunt output mode of operation or the series output mode of operation, the logic circuit 148B determines whether the minimum charge time indicator is asserted. If the minimum charge time indicator is asserted, the logic circuit 148B sets the count value of the boost lockout counter 184 to equal minimum charge time period and enables the boost lockout counter 184 to begin counting down. Once the boost lockout counter 184 counts down to zero, the logic circuit 148B is configured to de-assert the minimum charge time indicator.
Operation of the first state machine implemented in the logic circuit 148B, which depicted in FIG. 5B, will now be described. The first state machine includes a shunt output mode 188B, a series output mode 190B, a first boost output mode 192B, and a second boost output mode 194B.
In the shunt output mode 188B, the logic circuit 148B (FIG. 4B) configures the series switch control output 162 such that the series switch 70 (FIG. 3B) is in an open state (not conducting). The logic circuit 148B also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). In addition, the logic circuit 148B configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3B) to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3B is configured to provide a switching voltage, VSW, substantially equal to ground. In response to assertion of the shunt level indication 150B, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the scaled series level threshold 178, the logic circuit 148B configures the first state machine to transition to the series output mode 190B. Otherwise the first state machine remains in the shunt output mode 188B.
In the series output mode 190B, the logic circuit 148B configures the series switch control output 162 such that the shunt switch 70 is in a closed state (conducting). The logic circuit 148B also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148B configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3B is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT.
In response to de-assertion of the shunt level indication 150B (FIG. 4B), which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the scaled shunt level threshold 176, the logic circuit 148B configures the first state machine to transition to the shunt output mode 188B (FIG. 5B). However, in response to assertion of the first boost level indication 154B which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the scaled first boost level threshold 180, the logic circuit 148B configures the first state machine to transition to the first boost output mode 192B. Otherwise, the first state machine remains in the series output mode 190B.
In the first boost output mode 192B, the logic circuit 148B (FIG. 4B) configures the series switch control output 162 such that the series switch 70 (FIG. 3B) is in an open state (not conducting). The logic circuit 148B also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148B configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a first boost mode of operation to provide 1.5×VBAT at the charge pump output 64. As a result, switching voltage output 26 of FIG. 3B is configured to provide a switching voltage, VSW, substantially equal to 1.5×VBAT. In response to de-assertion of the shunt level indication 150B (FIG. 4B), which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the scaled shunt level threshold 176, the logic circuit 148B configures the first state machine to transition to the shunt output mode 188B (FIG. 5B). However, in response to assertion of the second boost level indication 156B, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the scaled second boost level threshold 182, the logic circuit 148B configures the first state machine to transition to the second boost output mode 194B. Otherwise, the first state machine remains in the first boost output mode 192B.
In the second boost output mode 194B, the logic circuit 148B (FIG. 4B) configures the series switch control output 162 such that the series switch 70 (FIG. 3B) is in an open state (not conducting). The logic circuit 148B also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148B configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a second boost mode of operation to provide 2×VBAT at the charge pump output 64. As a result, the switching voltage output 26 of FIG. 3B is configured to provide a switching voltage, VSW, substantially equal to 2×VBAT. In response to de-assertion of the shunt level indication 150B, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the scaled shunt level threshold 176, the first state machine transitions to the shunt output mode 188B. Otherwise, the first state machine remains in the second boost output mode 194B.
Operation of the second state machine of the logic circuit 148B (FIG. 3B), which is depicted in FIG. 6B, will now be described. The second state machine includes a shunt output mode 196B, a series output mode 198B, a first boost output mode 200B, and a second boost output mode 202B. In addition, the second state machine uses the above described boost lockout counter 184 and boost time counter 186 of the logic circuit 148B.
In the shunt output mode 196B, the logic circuit 148B (FIG. 4B) configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148B also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). In addition, the logic circuit 148B configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 2A) to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3B is configured to provide a switching voltage, VSW, substantially equal to ground. If the boost lockout counter 184 is enabled, the boost lockout counter 184 continues to count down. In response to assertion of the shunt level indication 150B, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the scaled series level threshold 150, the second state machine transitions to the series output mode 198B. Otherwise the second state machine remains in the shunt output mode 196B.
In the series output mode 198B, the logic circuit 148B (FIG. 4B) configures the series switch control output 162 such that the series switch 70 is in a closed state (conducting). The logic circuit 148B also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148B configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3B is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT. If the boost lockout counter 184 is enabled, the boost lockout counter 184 continues to count down. In response to de-assertion of the shunt level indication 150B, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the scaled shunt level threshold 150, the logic circuit 148B configures the second state machine to transition to the shunt output mode 196B. However, in response to assertion of the first boost level indication 154B which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the scaled first boost level threshold 180, the logic circuit 148B determines whether both the minimum charge time indicator is de-asserted and the first boost level indication is asserted. If the minimum charge time indicator is de-asserted and the first boost level indication is asserted, the logic circuit 148B configures the second machine to transition to the first boost output mode 200B. Otherwise, the logic circuit 148B prevents the second state machine from transitioning to the first boost output mode 200B until the minimum time indicator is de-asserted. Once both the minimum charge time indicator are de-asserted and the first boost level indication is asserted, the logic circuit 148B configures the second state machine to transition to the first boost output mode 200A, resets the counter output of the boost time counter 186, and enables the boost time counter 186 to begin counting up. Otherwise, the second state machine remains in the shunt output mode 198B.
In the first boost output mode 200B, the logic circuit 148B configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148B also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148B configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a first boost mode of operation to provide 1.5×VBAT at the charge pump output 64. As a result, the switching voltage output 26 of FIG. 3B is configured to provide a switching voltage, VSW, substantially equal to 1.5×VBAT. In response to de-assertion of the first boost level indication 154B, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the first boost level threshold 128, the logic circuit 148B configures the second state machine to transition to the shunt output mode 198B. If the count output of the boost time counter 186 exceeds the maximum boost time parameter, the logic circuit 148B asserts a minimum charge time indicator. In response to the minimum charge time indicator being asserted, the logic circuit 148B sets the count value of the boost lockout counter 184 and enables the boost lockout counter 184 to begin counting down. However, in response to assertion of the second boost level indication 156B which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the scaled second boost level threshold 182, the logic circuit 148B configures the second state machine to transition to the second boost output mode 202B. Otherwise, the second state machine remains in the first boost output mode 200B.
In the second boost output mode 202B, the logic circuit 148B configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148B also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148B configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a second boost mode of operation to provide 2×VBAT at the charge pump output 64. As a result, switching voltage output 26 of FIG. 3B is configured to provide a switching voltage, VSW, substantially equal to 2×VBAT.
In response to de-assertion of the first boost level indication 154B which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the scaled first boost level threshold 180, the logic circuit 148B configures the second state machine to transition to the series output mode 198B. If the count output of the boost time counter 186 exceeds the maximum boost time parameter, the logic circuit 148B asserts a minimum charge time indicator. In response to the minimum charge time indicator being asserted, the logic circuit 148 sets the count value of the boost lockout counter 184 and enables the boost lockout counter 184 to begin counting down. Otherwise, the second state machine remains in the second boost output mode 202B.
FIG. 3C depicts an embodiment of the pseudo-envelop follower power management system 10B of FIG. 1B that does not include a frequency lock loop (FLL) circuit. The embodiment of the pseudo-envelop follower power management system 10B that does not include a frequency lock loop (FLL) circuit may include a switcher control circuit 52C. The switcher control controller circuit 52C may include a threshold detector and control circuit 132C, which is similar to the threshold detector circuit 132B of FIG. 3B. However, unlike threshold detector circuit 132B, the threshold detector and control circuit 132C may not be configured to provide the logic level indication of the switching voltage output, VSW—EST—OUT, to an FLL circuit. Likewise, unlike threshold detector circuit 132B, the threshold detector 132C may not be configured to receive threshold scalar from an FLL circuit.
FIG. 4C depicts an embodiment of the threshold detector and control circuit 132C. Similar to the threshold detector and control circuit 132B of FIG. 4B, the threshold detector and control circuit 132C includes a summing circuit 136 configured to receive the threshold offset current, ITHRESHOLD—OFFSET, 42 and the power amplifier circuit output current estimate, IPAWA—OUT—EST, 40 generated by the parallel amplifier circuit. The summing circuit 136 subtract the threshold offset current, ITHRESHOLD—OFFSET, 42 from the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40 to generate a compensated parallel amplifier circuit output current estimate, IPAWA—COMP′. As discussed before, the threshold offset current, ITHRESHOLD—OFFSET, may be used to control the offset voltage, VOFFSET, that is generated across the coupling circuit 18, as depicted in FIG. 1A. In the case where the coupling circuit 18 is a wire, such that the amplifier output 32A is directly coupled to the power amplifier supply node 28, the VOFFSET loop circuit 41 and the threshold offset current, ITHRESHOLD—OFFSET, are omitted such that IPAWA—COMP′ is the same as parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40.
As depicted in FIG. 4C, with continuing reference to FIGS. 1A and 3C, the threshold detector and control circuit 132C may include a first comparator 140, a second comparator 142, a third comparator 144, a fourth comparator 146, and a logic circuit 148C. The example embodiment of the logic circuit 148C may include a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gates or transistor logic, discrete hardware components, or any combination thereof designed to perform. Some embodiments of the logic circuit 148C may be implemented in either a digital or analog processor.
The first comparator 140 includes a positive terminal coupled to the shunt level threshold 124, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, and a first comparator output configured to generate a shunt level indication 150C, which is provided to the logic circuit 148C. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the shunt level threshold 124, the shunt level indication 150C is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the shunt level threshold 124, the shunt level indication 150C is de-asserted. The second comparator 142 includes a positive terminal coupled to the series level threshold 126, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, and a second comparator output configured to generate a series level indication 152C, which is provided to the logic circuit 148C. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is greater than or equal to the series level threshold 126, the series level indication 152C is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is less than the series level threshold 126, the series level indication 150C is de-asserted. The third comparator 144 includes a positive terminal coupled to the first boost level threshold 128, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, and a third comparator output configured to generate a first boost level indication 154C which is provided to the logic circuit 148C. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than the first boost level threshold 128, the first boost level indication 154C is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is less than the first boost level threshold 128, the first boost level indication 154C is de-asserted. The fourth comparator 146 includes a positive terminal coupled to the second boost level threshold 130, a negative terminal coupled to the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ and a fourth comparator output configured to generate a second boost level indication 156C, which is provided to the logic circuit 148C. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is greater than the second boost level threshold 130, the second boost level indication 156C is asserted. When the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is less than the second boost level threshold 130, the second boost level indication 156C is de-asserted.
Similar to the logic circuit 148A of FIG. 4A, the logic circuit 148B, the logic circuit 148C may be configured to generate a series switch control output 162 provided to the first output buffer 158, a shunt switch control output 164 provided to the second output buffer 160, one or more switching voltage output cmos signals, VSW—EST—CMOS—SIGNAL(s), 166 provided to the third output buffer 161, and a switching voltage output, VSW—EST, 38B. As previously described, the series switch control output 162, a shunt switch control output 164, and the one or more switching voltage output cmos signals, may be configured to operate with the first output buffer 158, the second output buffer 160, and the third output buffer 161 to generate the series switch control signal 66, the shunt switch control signal 69, and the switching voltage output, VSW—EST, 38B, respectively. Similar to the logic circuit 148A of FIG. 4A and the logic circuit 148B of FIG. 4B, the logic circuit 148C may include a boost lockout counter 184 and a boost time counter 186. The operation of the boost lockout counter 184 and a boost time counter 186 of the logic circuit 148C is substantially similar to the operation of the boost lockout counter 184 and a boost time counter 186 of the logic circuit 148A and 148B.
Similar to the threshold detector and control circuit 132A of FIG. 4A and the threshold detector and control circuit 132B, the threshold detector and control circuit 132C may be configured to receive mode switch control signal 131 from the controller 50 in order to configure logic circuit 148C to operate the multi-level charge pump buck converter in different modes of operation. As an example, the mode switch control signal 131 may configure operation of a state machine within the threshold detector and control circuit 132C that governs how the switching voltage output 26 transitions the switching voltage output 26 to provide different output levels. As a first example embodiment of a state machine within the threshold detector and control circuit 132C, the mode switch control signal 131 may configure the multi-level charge pump buck converter 12 to operate in a first mode of operation, depicted in FIG. 5C. As another example embodiment a state machine within the threshold detector and control circuit 132C, the mode switch control signal 131 may configure the multi-level charge pump buck converter 12 to operate in a second mode of operation, depicted in FIG. 6C.
The operation of the logic circuit 148C will now be discussed with continuing reference to FIGS. 1A, 3C, 4C, 5C, 6C, and 7. Similar to the logic circuit 148A of FIG. 4A and the logic circuit 148A of FIG. 4B, the logic circuit 148C. The logic circuit 148C may be digital or analog based logic configured for one or more state machines of the threshold detector and control circuit 132C.
Operation of the first state machine implemented in the logic circuit 148C, which depicted in FIG. 5C, will now be described. The first state machine includes a shunt output mode 188C, a series output mode 190C, a first boost output mode 192C, and a second boost output mode 194C.
In the shunt output mode 188C, the logic circuit 148C (FIG. 4C) configures the series switch control output 162 such that the series switch 70 (FIG. 3C) is in an open state (not conducting). The logic circuit 148C also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). In addition, the logic circuit 148C configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3C) to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3C is configured to provide a switching voltage, VSW, substantially equal to ground. In response to assertion of the series level indication 152C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the series level threshold 126, the logic circuit 148C configures the first state machine to transition to the series output mode 190C. Otherwise the state machine remains in the shunt output mode 188C.
In the series output mode 190C, the logic circuit 148 C configures the series switch control output 162 such that the shunt switch 70 is in a closed state (conducting). The logic circuit 148C also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148C configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3C is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT.
In response to de-assertion of the shunt level indication 150 (FIG. 4C), which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is less than the shunt level threshold 124, the logic circuit 148C configures the first state machine to transition to the shunt output mode 188C (FIG. 5C). However, in response to assertion of the first boost level indication 154C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the first boost level threshold 128, the logic circuit 148C configures the first state machine to transition to the first boost output mode 192C. Otherwise, the first state machine remains in the series output mode 190C.
In the first boost output mode 192C, the logic circuit 148C (FIG. 4C) configures the series switch control output 162 such that the series switch 70 (FIG. 3C) is in an open state (not conducting). The logic circuit 148C also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148C configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a first boost mode of operation to provide 1.5×VBAT at the charge pump output 64. As a result, switching voltage output 26 of FIG. 3A is configured to provide a switching voltage, VSW, substantially equal to 1.5×VBAT. In response to de-assertion of the shunt level indication 150C (FIG. 4C), which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is less than the shunt level threshold 124, the logic circuit 148C configures the first state machine to transition to the shunt output mode 188C (FIG. 5C). However, in response to assertion of the second boost level indication 156C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is greater than or equal to the second boost level threshold 130, the logic circuit 148A configures the first state machine to transition to the second boost output mode 194C. Otherwise, the first state machine remains in the first boost output mode 192C.
In the second boost output mode 194C, the logic circuit 148C (FIG. 4C) configures the series switch control output 162 such that the series switch 70 (FIG. 3C) is in an open state (not conducting). The logic circuit 148C also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148C configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a second boost mode of operation to provide 2×VBAT at the charge pump output 64. As a result, the switching voltage output 26 of FIG. 3C is configured to provide a switching voltage, VSW, substantially equal to 2×VBAT. In response to de-assertion of the shunt level indication 150C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the shunt level threshold 124, the first state machine transitions to the shunt output mode 188C. Otherwise, the state machine remains in the second boost output mode 194C.
Operation of the second state machine of the logic circuit 148A, which is depicted in FIG. 6C, will now be described. The second state machine includes a shunt output mode 196C, a series output mode 198C, a first boost output mode 200C, and a second boost output mode 202C. In addition, the second state machine uses the above described boost lockout counter 184 and boost time counter 186 of the logic circuit 148C.
In the shunt output mode 196C, the logic circuit 148C (FIG. 4C) configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148C also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). In addition, the logic circuit 148C configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3C) to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3C is configured to provide a switching voltage, VSW, substantially equal to ground. If the boost lockout counter 184 is enabled, the boost lockout counter 184 continues to count down. In response to assertion of the series level indication 152C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is greater than or equal to the series level threshold 126, the second state machine transitions to the series output mode 198C. Otherwise the second state machine remains in the shunt output mode 196C.
In the series output mode 198C, the logic circuit 148C (FIG. 4C) configures the series switch control output 162 such that the series switch 70 is in a closed state (conducting). The logic circuit 148C also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148C configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3C is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT. If the boost lockout counter 184 is enabled, the boost lockout counter 184 continues to count down. In response to de-assertion of the shunt level indication 150C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP,′ is less than the shunt level threshold 124, the logic circuit 148C configures the second state machine to transition to the shunt output mode 196C. However, in response to assertion of the first boost level indication 154C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the first boost level threshold 128, the logic circuit 148C determines whether both the minimum charge time indicator is de-asserted and the first boost level indication is asserted. If the minimum charge time indicator is de-asserted and the first boost level indication is asserted, the logic circuit 148C configures the second machine to transition to the first boost output mode 200C. Otherwise, the logic circuit 148C prevents the second state machine from transitioning to the first boost output mode 200C until the minimum time indicator is de-asserted. Once both the minimum charge time indicator are de-asserted and the first boost level indication 154C is asserted, the logic circuit 148C configures the second state machine to transition to the first boost output mode 200C, resets the counter output of the boost time counter 186, and enables the boost time counter 186 to begin counting up. Otherwise, the second state machine remains in the shunt output mode 198C.
In the first boost output mode 200C, the logic circuit 148C configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148C also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148C configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3C) to be in a first boost mode of operation 200C to provide 1.5×VBAT at the charge pump output 64. As a result, the switching voltage output 26 of FIG. 3C is configured to provide a switching voltage, VSW, substantially equal to 1.5×VBAT. In response to de-assertion of the first boost level indication 154C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the first boost level threshold 128, the logic circuit 148C configures the second state machine to transition to the shunt output mode 198C. If the count output of the boost time counter 186 exceeds the maximum boost time parameter, the logic circuit 148C asserts a minimum charge time indicator. In response to the minimum charge time indicator being asserted, the logic circuit 148C sets the count value of the boost lockout counter 184 and enables the boost lockout counter 184 to begin counting down. However, in response to assertion of the second boost level indication 156C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the second boost level threshold 130, the logic circuit 148C configures the second state machine to transition to the second boost output mode 202C. Otherwise, the second state machine remains in the first boost output mode 200C.
In the second boost output mode 202C, the logic circuit 148C configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148C also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148C configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3C) to be in a second boost mode of operation 200C to provide 2×VBAT at the charge pump output 64. As a result, switching voltage output 26 of FIG. 3C is configured to provide a switching voltage, VSW, substantially equal to 2×VBAT.
In response to de-assertion of the first boost level indication 154C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the first boost level threshold 128, the logic circuit 148C configures the second state machine to transition to the series output mode 198C. If the count output of the boost time counter 186 exceeds the maximum boost time parameter, the logic circuit 148C asserts a minimum charge time indicator. In response to the minimum charge time indicator being asserted, the logic circuit 148C sets the count value of the boost lockout counter 184 and enables the boost lockout counter 184 to begin counting down. Otherwise, the second state machine remains in the second boost output mode 202C.
The threshold and control circuit 132C further provides a logic level indication of the switching voltage output, VSW—EST—OUT, which is a logic level representation of the switching voltage output, VSW. The switching voltage output, VSW—EST—OUT, may be based upon the VSW—EST—CMOS—SIGNAL(s). In some embodiment of threshold and control circuit 132A, the a logic level indication of the switching voltage output, VSW—EST—OUT, may be asserted when multi-level charge pump buck converter 12 is in either the series output mode, the first boost output mode, or the second boost output mode. The logic level indication of the switching voltage output, VSW—EST—OUT, is de-asserted when the multi-level charge pump buck converter 12 is in the shunt output mode of operation.
FIG. 3D depicts another embodiment of the embodiment of the pseudo-envelop follower power management system 10B of FIG. 1B that includes neither a frequency lock loop (FLL) circuit nor a VOFFSET Loop Circuit 41. In addition, FIG. 3D depicts another embodiment of the embodiment of the pseudo-envelop follower power management system 10B of FIG. 1B where the coupling circuit 18 is a wire and the amplifier output 32A of the parallel amplifier circuit 14 is directly coupled to the power amplifier supply node 28.
FIG. 3C depicts an embodiment of the multi-level charge pump buck converter having a switcher control circuit 52D, which is similar to the a switcher control circuit 52C depicted in FIG. 3C. However, unlike the switcher control circuit 54C, the switcher control circuit 54D includes a threshold detector and control circuit 132D that is not configured to receive the threshold offset current, ITHRESHOLD—OFFSET, 42 from the parallel amplifier circuit.
Similar to the threshold detector and control circuit 132A of FIG. 4A, the threshold detector and control circuit 132B, and the threshold detector and control circuit 132B, the threshold detector and control circuit 132C of FIG. 4C, the threshold detector and control circuit 132D may be configured to receive mode switch control signal 131 from the controller 50 in order to configure logic circuit 148D to operate the multi-level charge pump buck converter in different modes of operation. As an example, the mode switch control signal 131 may configure operation of a state machine within the threshold detector and control circuit 132D that governs how the switching voltage output 26 transitions the switching voltage output 26 to provide different output levels. As a first example embodiment of a first state machine within the threshold detector and control circuit 132D, the mode switch control signal 131 may configure the multi-level charge pump buck converter 12 to operate in a first mode of operation, depicted in FIG. 5D. As another example embodiment a second state machine within the threshold detector and control circuit 132D, the mode switch control signal 131 may configure the multi-level charge pump buck converter 12 to operate in a second mode of operation, depicted in FIG. 6D.
One embodiment of the threshold detector and control circuit 132D is depicted in FIG. 4D. The threshold detector and control circuit 132D is similar to the threshold detector and control circuit 54A, depicted in FIG. 4A, except the logic circuit 148A is replace by a logic circuit 148D and the parallel amplifier circuit output current estimate, IPAWA—COMP, is replaced by the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40. As discussed above, power amplifier circuit output current estimate, IPAWA—OUT—EST, 40 may include the power amplifier circuit output current estimate, IPAWA—OUT—EST, 40 includes the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, and the scaled open loop assist circuit output current estimate, IASSIST—SENSE. However, in some embodiments of the parallel amplifier circuit that do not include the open loop assist circuit 39, the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40 only includes the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, generated by the parallel amplifier sense circuit 36 of the parallel amplifier circuit 32, which is discussed above.
The threshold detector and control circuit 132D of FIG. 4D will be described with continuing reference to FIG. 3D. The threshold detector and control circuit 132D may include a first comparator 140, a second comparator 142, a third comparator 144, a fourth comparator 146, and a logic circuit 148A. The example embodiment of the logic circuit 148A may include a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gates or transistor logic, discrete hardware components, or any combination thereof designed to perform. Some embodiments of the logic circuit 148D may be implemented in either a digital or analog processor.
The first comparator 140 includes a positive terminal coupled to the shunt level threshold 124, a negative terminal coupled to the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, and a first comparator output configured to generate a shunt level indication 150D, which is provided to the logic circuit 148A. When the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than or equal to the shunt level threshold 124, the shunt level indication 150D is asserted. When the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the shunt level threshold 124, the shunt level indication 150D is de-asserted. The second comparator 142 includes a positive terminal coupled to the series level threshold 126, a negative terminal coupled to the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, and a second comparator output configured to generate a series level indication 152D, which is provided to the logic circuit 148D. When the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than or equal to the series level threshold 126, the series level indication 152D is asserted. When the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the series level threshold 126, the series level indication 150D is de-asserted. The third comparator 144 includes a positive terminal coupled to the first boost level threshold 128, a negative terminal coupled to the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, and a third comparator output configured to generate a first boost level indication 154D, which is provided to the logic circuit 148D. When the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than the first boost level threshold 128, the first boost level indication 154D is asserted. When the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the first boost level threshold 128, the first boost level indication 154D is de-asserted. The fourth comparator 146 includes a positive terminal coupled to the second boost level threshold 130, a negative terminal coupled to the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, and a fourth comparator output configured to generate a second boost level indication 156D, which is provided to the logic circuit 148D. When the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than the second boost level threshold 130, the second boost level indication 156D is asserted. When the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the second boost level threshold 130, the second boost level indication 156D is de-asserted.
Similar to the logic circuit 148A of FIG. 4A, the logic circuit 148B, and the logic circuit 148C of FIG. 4C, the logic circuit 148D may also be configured to generate a series switch control output 162 provided to the first output buffer 158, a shunt switch control output 164 provided to the second output buffer 160, one or more switching voltage output cmos signals, VSW—EST—CMOS—SIGNAL(s), 166 provided to the third output buffer 161, and a switching voltage output, VSW—EST, 38B. As previously described, the series switch control output 162, a shunt switch control output 164, and the one or more switching voltage output cmos signals, may be configured to operate with the first output buffer 158, the second output buffer 160, and the third output buffer 161 to generate the series switch control signal 66, the shunt switch control signal 69, and the switching voltage output, VSW—EST, 38B, respectively. Also similar to the logic circuit 148A of FIG. 4A, the logic circuit 148B, and the logic circuit 148C of FIG. 4C, the logic circuit 148d may include a boost lockout counter 184 and a boost time counter 186. The operation of the boost lockout counter 184 and a boost time counter 186 of the logic circuit 148D is substantially similar to the operation of the boost lockout counter 184 and a boost time counter 186 of the logic circuit 148A, 148B, and 148C.
The example embodiment of the logic circuit 148D may include a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gates or transistor logic, discrete hardware components, or any combination thereof designed to perform. Some embodiments of the logic circuit 148D may be implemented in either a digital or analog processor. In addition, the logic circuit 148D may include an embodiment of the first state machine and the second state machine of the threshold detector and control circuit 132D.
Operation of the first state machine implemented in the logic circuit 148D, which depicted in FIG. 5D, will now be described. The first state machine includes a shunt output mode 188D, a series output mode 190D, a first boost output mode 192D, and a second boost output mode 194D.
In the shunt output mode 188D, the logic circuit 148D (FIG. 4D) configures the series switch control output 162 such that the series switch 70 (FIG. 3D) is in an open state (not conducting). The logic circuit 148D also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). In addition, the logic circuit 148D configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3D) to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3D is configured to provide a switching voltage, VSW, substantially equal to ground. In response to assertion of the series level indication 152D, which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than or equal to the series level threshold 126, the logic circuit 148D configures the first state machine to transition to the series output mode 190D. Otherwise the state machine remains in the shunt output mode 188D.
In the series output mode 190D, the logic circuit 148D configures the series switch control output 162 such that the shunt switch 70 is in a closed state (conducting). The logic circuit 148D also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148D configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3D is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT.
In response to de-assertion of the shunt level indication 150D (FIG. 4D), which indicates that the power amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the shunt level threshold 124, the logic circuit 148D configures the first state machine to transition to the shunt output mode 188D (FIG. 5D). However, in response to assertion of the first boost level indication 154D, which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than or equal to the first boost level threshold 128, the logic circuit 148D configures the first state machine to transition to the first boost output mode 192D. Otherwise, the first state machine remains in the series output mode 190D.
In the first boost output mode 192D, the logic circuit 148D (FIG. 4D) configures the series switch control output 162 such that the series switch 70 (FIG. 3D) is in an open state (not conducting). The logic circuit 148D also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148D configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a first boost mode of operation to provide 1.5×VBAT at the charge pump output 64. As a result, switching voltage output 26 of FIG. 3D is configured to provide a switching voltage, VSW, substantially equal to 1.5×VBAT. In response to de-assertion of the shunt level indication 150D (FIG. 4D), which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the shunt level threshold 124, the logic circuit 148D configures the first state machine to transition to the shunt output mode 188D (FIG. 5D). However, in response to assertion of the second boost level indication 156D, which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than or equal to the second boost level threshold 130, the logic circuit 148D configures the first state machine to transition to the second boost output mode 194D. Otherwise, the first state machine remains in the first boost output mode 192D.
In the second boost output mode 194D, the logic circuit 148D (FIG. 4D) configures the series switch control output 162 such that the series switch 70 (FIG. 3D) is in an open state (not conducting). The logic circuit 148D also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148D configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a second boost mode of operation to provide 2×VBAT at the charge pump output 64. As a result, the switching voltage output 26 of FIG. 3D is configured to provide a switching voltage, VSW, substantially equal to 2×VBAT. In response to de-assertion of the shunt level indication 150D, which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the shunt level threshold 124, the first state machine transitions to the shunt output mode 188D. Otherwise, the state machine remains in the second boost output mode 194D.
Operation of the second state machine of the logic circuit 148D, which is depicted in FIG. 6D, will now be described. The second state machine includes a shunt output mode 196D, a series output mode 198D, a first boost output mode 200D, and a second boost output mode 202D. In addition, the second state machine uses the above described boost lockout counter 184 and boost time counter 186 of the logic circuit 148D.
In the shunt output mode 196D, the logic circuit 148D (FIG. 4D) configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148D also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). In addition, the logic circuit 148D configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3D) to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3D is configured to provide a switching voltage, VSW, substantially equal to ground. If the boost lockout counter 184 is enabled, the boost lockout counter 184 continues to count down. In response to assertion of the series level indication 152D, which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than or equal to the series level threshold 126, the second state machine transitions to the series output mode 198D. Otherwise the second state machine remains in the shunt output mode 196D.
In the series output mode 198D, the logic circuit 148D (FIG. 4D) configures the series switch control output 162 such that the series switch 70 is in a closed state (conducting). The logic circuit 148D also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148D configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a charging mode of operation. As a result, switching voltage output 26 of FIG. 3D is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT. If the boost lockout counter 184 is enabled, the boost lockout counter 184 continues to count down. In response to de-assertion of the shunt level indication 150D, which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the shunt level threshold 124, the logic circuit 148D configures the second state machine to transition to the shunt output mode 196D. However, in response to assertion of the first boost level indication 154D, which indicates that parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than or equal to the first boost level threshold 128, the logic circuit 148D determines whether both the minimum charge time indicator is de-asserted and the first boost level indication is asserted. If the minimum charge time indicator is de-asserted and the first boost level indication is asserted, the logic circuit 148D configures the second machine to transition to the first boost output mode 200D. Otherwise, the logic circuit 148D prevents the second state machine from transitioning to the first boost output mode 200D until the minimum time indicator is de-asserted. Once both the minimum charge time indicator are de-asserted and the first boost level indication 154D is asserted, the logic circuit 148D configures the second state machine to transition to the first boost output mode 200D, resets the counter output of the boost time counter 186, and enables the boost time counter 186 to begin counting up. Otherwise, the second state machine remains in the shunt output mode 198D.
In the first boost output mode 200D, the logic circuit 148D configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148D also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148D configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 to be in a first boost mode of operation 200D to provide 1.5×VBAT at the charge pump output 64. As a result, the switching voltage output 26 of FIG. 3D is configured to provide a switching voltage, VSW, substantially equal to 1.5×VBAT. In response to de-assertion of the first boost level indication 154D, which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the first boost level threshold 128, the logic circuit 148D configures the second state machine to transition to the shunt output mode 198D. If the count output of the boost time counter 186 exceeds the maximum boost time parameter, the logic circuit 148D asserts a minimum charge time indicator. In response to the minimum charge time indicator being asserted, the logic circuit 148D sets the count value of the boost lockout counter 184 and enables the boost lockout counter 184 to begin counting down. However, in response to assertion of the second boost level indication 156D, which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than or equal to the second boost level threshold 130, the logic circuit 148D configures the second state machine to transition to the second boost output mode 202D. Otherwise, the second state machine remains in the first boost output mode 200D.
In the second boost output mode 202D, the logic circuit 148D configures the series switch control output 162 such that the series switch 70 is in an open state (not conducting). The logic circuit 148D also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). In addition, the logic circuit 148D configures the charge pump mode control signal 60 to instruct the multi-level charge pump circuit 56 (FIG. 3a) to be in a second boost mode of operation 200D to provide 2×VBAT at the charge pump output 64. As a result, switching voltage output 26 of FIG. 3D is configured to provide a switching voltage, VSW, substantially equal to 2×VBAT.
In response to de-assertion of the first boost level indication 154D, which indicates that the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the first boost level threshold 128, the logic circuit 148D configures the second state machine to transition to the series output mode 198D. If the count output of the boost time counter 186 exceeds the maximum boost time parameter, the logic circuit 148D asserts a minimum charge time indicator. In response to the minimum charge time indicator being asserted, the logic circuit 148D sets the count value of the boost lockout counter 184 and enables the boost lockout counter 184 to begin counting down. Otherwise, the second state machine remains in the second boost output mode 202D.
Returning to FIG. 2A, the parallel amplifier circuit 32 includes a parallel amplifier 35 and a parallel amplifier sense circuit 36. The parallel amplifier 35 includes an amplifier output 32A that generates a parallel amplifier output, VPARA—AMP. In addition, the parallel amplifier 35 outputs a parallel amplifier output current IPARA—AMP. The parallel amplifier sense circuits may include current mirror circuits are in communication with the parallel amplifier 35. Based upon the parallel amplifier output current, IPARA—AMP, the parallel amplifier sense circuit 36 generates a scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, which provides an indication of the parallel amplifier output current IPARA—AMP. A first copy of the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, is provided to the parallel amplifier output impedance compensation circuit 37. A second copy of the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, is combined with the scaled open loop assist circuit output current estimate, IASSIST—SENSE, to generate the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40, which is provided to the multi-level charge pump buck converter 12.
FIG. 12A depicts one embodiment of the parallel amplifier 35 as the parallel amplifier 35A. The parallel amplifier 35A depicts one embodiment of an AB class amplifier. The parallel amplifier 35A includes a parallel amplifier input voltage 204, a first amplifier, AMPA, 206, a second amplifier, AMPB, 208, a first output stage 210, and an amplifier feedback node 212. The parallel amplifier input voltage 204 may be configured to receive either the VRAMP signal or the compensated VRAMP signal, VRAMP—C.
The first amplifier, AMPA, 206, includes a positive input terminal 206A, a negative input terminal 206B, and an output terminal 206C. Regarding the first amplifier, AMPA, 206, the positive input terminal 206A may be coupled to the parallel amplifier input voltage 204. The negative input terminal 206B may be coupled to the amplifier feedback node 212, which is coupled to the power amplifier supply voltage, Vcc. A first resistor, RA, and a first capacitor, CA, are arranged in series between the output terminal 206C and the amplifier feedback node 212. The first resistor, RA, and the first capacitor, CA, are a feedback network used to extend the operating bandwidth by compensating for the dominant pole introduced by the bypass capacitor, CBYPASS, 19. The feedback network may be configured to extend the modulation bandwidth of the first amplifier, AMPA, 206 out to approximately 30 MHz. The first amplifier, AMPA, 206 generates a first amplifier output voltage, VA, at the output terminal 206C based upon the difference between the parallel amplifier input voltage 204 appearing at the positive input terminal 206A and the power amplifier supply voltage, Vcc appearing at the negative input terminal 206B.
Regarding the second amplifier, AMPB, 208, the positive input terminal 208A may be coupled to the parallel amplifier input voltage 204. The negative input terminal 208B may be coupled to the amplifier feedback node 212, which is coupled to the power amplifier supply voltage, Vcc. A second resistor, RB, and a second capacitor, CB, are arranged in series between the output terminal 208C and the amplifier feedback node 212. The second resistor, RB, and the second capacitor, CB, are a feedback network used to extend the operating bandwidth by compensating for the dominant pole introduced by the bypass capacitor, CBYPASS, 19. The feedback network may be configured to extend the modulation bandwidth of the second amplifier, AMPB, 208 out to approximately 30 MHz. The second amplifier, AMPB, 208, generates a second amplifier output voltage, VB, at the output terminal 208C based upon the difference between the parallel amplifier input voltage 204 appearing at the positive input terminal 208A and the power amplifier supply voltage, Vcc, appearing at the negative input terminal 208B.
The first output stage 210 includes a first switching element, SW1A, 214 and a second switching element, SW1B, 216. As a non limiting example, some embodiments of the first switching element, SW1A, 214 and the second switching element, SW1B, 216 may be a solid state based switch such as a field effect transistor, an insulator-on-semiconductor based transistor, or a bipolar based transistor. These transistors may operate mainly in Class-AB mode, thus near to linear operation, even though the transistors are referred to as switches. In one example embodiment, the first switching element, SW1A, 214 may be a PFET device having a drain 214D, a gate 214G, and a source 214S. Likewise, the second switching element, SW1B, 216 may be an NFET device having a drain 216D, a gate 216G, and a source 216S.
The source 214S of the first switching element, SW 1A, 214 may be coupled to the supply input 24 (VBAT) of the multi-level charge pump buck converter 12. The drain 214D of the first switching element, SW1A, 214 may be coupled to the drain 216D of the second switching element, SW1B, 216 to form a parallel amplifier output node 218 that provides the parallel amplifier output, VPARA—AMP, of the parallel amplifier 35A. The source 216S of the second switching element, SW1B, 216 may be coupled to ground.
The gate 214G of the first switching element, SW1A, 214 may be coupled to the output terminal 206C of the first amplifier, AMPA, 206 in order to receive the first amplifier output voltage, VA. Similarly, the gate 216G of the second switching element, SW1B, 216 may be coupled to the output terminal 208C of the second amplifier, AMPB, 208 in order to receive the second amplifier output voltage, VB.
The parallel amplifier 35A may be configured to source from the parallel amplifier output node 218 and sink current to the parallel amplifier output node 218 based upon the difference between the difference between the parallel amplifier input voltage 204 (either VRAMP or VRAMP—C) and the power amplifier supply voltage, Vcc. For example, when the power inductor current, ISW—OUT, delivered by the power inductor 16 and the bypass capacitor current, IBYPASS—CAP, delivered by the bypass capacitor, CBYPASS, 19 are insufficient to supply the output current, IOUT, to the linear power amplifier 22, the parallel amplifier 35A turns on the first switching element, SW 1A, 214 to provide additional current through the coupling capacitor 18A to the power amplifier supply node 28. However, when the power inductor current, ISW—OUT, delivered by the power inductor 16, and the bypass capacitor current, IBYPASS—CAP, from the bypass capacitor, CBYPASS, 19 exceed the desired level of output current, IOUT, to be delivered to the linear power amplifier 22, the parallel amplifier 35A turns on the second switching element, SW 1B, 216 to shunt the excess current provided to the power amplifier supply node 28 to ground.
In the case, as depicted in FIGS. 2A and 2B, where the parallel amplifier circuit 14A includes an open loop assist circuit 39 providing an open loop assist circuit current, IASSIST, the parallel amplifier 35A compensates for either an excess of current or the lack of current supplied to the power amplifier supply node 28. As an example, when the power inductor current, ISW—OUT, the open loop assist current, IASSIST, and the bypass capacitor current, IBYPASS—CAP, deliver less than the desired level of output current, IOUT, to the linear power amplifier 22, the parallel amplifier 35A turns on the first switching element, SW1A, 214 to provide the additional current desired by the linear power amplifier 22. As another example, when the power inductor current, ISW—OUT, the open loop assist current, IASSIST, and the bypass capacitor current, IBYPASS—CAP, deliver excess current to the power amplifier supply node 28, the parallel amplifier 35A turns on the second switching element, SW1B, 216 such that the excess current is shunted to ground.
FIG. 12B depicts another embodiment of the parallel amplifier 35 as the rechargeable parallel amplifier 35B. Unlike the parallel amplifier 35A of FIG. 12A, the rechargeable parallel amplifier 35B includes a second output stage 220A, a charge conservation capacitor, CAB, and an output control circuit 230A.
The second output stage 220A includes a first switching element, SW2A, 222 and a second switching element, SW2B, 224. As a non limiting example, some embodiments of the first switching element, SW2A, 222 and the second switching element, SW2B, 224 may be a solid state based switch such as a field effect transistor, an insulator-on-semiconductor transistor, or a bipolar based transistor. These transistors operate mainly in Class-AB mode, thus near to linear operation, even though the transistors are referred to as switches. In one example embodiment, the first switching element, SW2A, 222 may be a PFET device having a drain 222D, a gate 222G, and a source 222S. Likewise, the second switching element, SW2B, 224 may be an NFET device having a drain 224D, a gate 224G, and a source 224S.
The source 222S of the first switching element, SW2A, 222 may be coupled to the charge conservation capacitor, CAB. The drain 222D of the first switching element, SW2A, 222 and the drain 224D of the second switching element, SW2B, 224 may be coupled to the parallel amplifier output node 218 to form the parallel amplifier output, VPARA—AMP, of the rechargeable parallel amplifier 35B. The source 224S of the second switching element, SW 2B, 224 may be coupled to the charge conservation capacitor, CAB. As will be explained in further detail below, when the second switching element SW2B, 224 of the second output stage 220A may be turned on to sink excess current provided to the power amplifier supply node 28, charge is stored on the charge conservation capacitor, CAB, to generate a saved charge voltage, VAB. Similarly, when insufficient current is provided to the power amplifier supply node 28, the first switching element, SW2A, 222 may be turned on to provide additional current to the power amplifier supply node 28 from the charge conservation capacitor, CAB.
In order to operate in the linear mode of operation, the range of operation of the first switching element, SW2A, 222, and the second switching element, SW2B, 224, must take into consideration a minimum headroom voltage, VHEADROOM, of each device. As an example, the first switching element, SW2A, 222, may operate in the linear mode provided the parallel amplifier output node 218 that provides the parallel amplifier output, VPARA—AMP, is less than the saved charge voltage, VAB, minus the minimum headroom voltage, VHEADROOM. Similarly, the second switching element, SW2B, 224, may operate in the linear mode provided the parallel amplifier output node 218 that provides the parallel amplifier output, VPARA—AMP, is greater than the saved charge voltage, VAB, plus the minimum headroom voltage, VHEADROOM.
The output control circuit 230A includes a VA input, VA—IN, a VB input, VB—IN, a VAB input, VAB—IN, and a VPARA—AMP input, VPARA—AMP—IN. The VA input, VA—IN, may be coupled to the output terminal 206C of the first amplifier, AMPA, 206 to receive the first amplifier output voltage, VA. The VB input, VB—IN, may be coupled to the output terminal 208C of the second amplifier, AMPB, 208, to receive second amplifier output voltage, VB. The VPARA—AMP input, VPARA—AMP—IN, may be coupled to the parallel amplifier output node 218 to receive the parallel amplifier output, VPARA—AMP. The VAB input, VAB—IN, may be coupled to the saved charge voltage, VAB.
The output control circuit 230A may include a first switch control output, VSW1A, a second switch control output, VSW2A, a third switch control output, VSW2B, and a fourth switch control output, VSW1B. The first switch control output, VSW1A, may be coupled to the gate 214G of the first switching element, SW1A, 214. The second switch control output, VSW2A, may be coupled to the gate 222G of the first switching element, SW2A, 222. The third switch control output, VSW2B, may be coupled to the gate 224G of the second switching element, SW2B, 224. The fourth switch control output, VSW1B, may be coupled to the gate 216G of the second switching element, SW1B, 216.
The output control circuit 230A selectively couples the VA input, VA—IN, to either the first switch control output, VSW1A, or the second switch control output, VSW2A, based upon the minimum headroom voltage, VHEADROOM, the saved charge voltage, VAB, and the parallel amplifier output, VPARA—AMP. For example, when the parallel amplifier output, VPARA—AMP, is greater than the saved charge voltage, VAB, minus the minimum headroom voltage, VHEADROOM, the output control circuit 230A couples the VA input, VA, to the first switch control output, VSW1A, of the first output stage 210 and sets the second switch control output, VSW2A, to disable the first switching element SW2A, 222 of the second output stage 220A. As an example, the output control circuit 230A may pull up the second switch control output, VSW2A, to the saved charge voltage, VAB. As a result, the first amplifier output voltage, VA, is coupled to the gate 214G of the first switching element, SW1A, 214 of the first output stage 210.
However, when the parallel amplifier output, VPARA—AMP, is less than or equal to the saved charge voltage, VAB, minus the minimum headroom voltage, VHEADROOM, the output control circuit 230A couples the VA input, VA—IN to the second switch control output, VSW2A, and sets the first switch control output, VSW 1A, to disable the first switching element SW1A, 214 of the first output stage 210. As an example, the output control circuit 230A may pull up the first switch control output, VSW1A, to the supply input 24 (VBAT). As a result, the first amplifier output voltage, VA, is coupled to the gate 222G of the first switching element, SW2A, 222 of the second output stage 220A.
The output control circuit 230A also selectively couples the VB input, VB—IN, to either the third switch control output, VSW2B, or the fourth switch control output, VSW1B, based upon the minimum headroom voltage, VHEADROOM, the saved charge voltage, VAB, and the parallel amplifier output, VPARA—AMP. For example, when the parallel amplifier output, VPARA—AMP, is greater than the saved charge voltage, VAB, plus the minimum headroom voltage, VHEADROOM, the output control circuit 230A couples the VB input, VB—IN, to the third switch control output, VSW21B, and sets the fourth switch control output, VSW1B, to disable the second switching element SW1B, 216. As an example, the output control circuit 230A may pull down the fourth switch control output, VSW1B, to the ground. As a result, the second amplifier output voltage, VB, is coupled to the gate 224G of the second switching element, SW2B, 224 of the second output stage 220A.
However, when the parallel amplifier output, VPARA—AMP, is less than or equal to the saved charge voltage, VAB, plus the minimum headroom voltage, VHEADROOM, the output control circuit 230A couples the fourth switch control output, VSW1B, to the VB input, VB—IN and sets the third switch control output, VSW2B, to disable the second switching element SW2B, 224. As an example, the output control circuit 230A may pull down the third switch control output, VSW2B, to ground.
FIG. 12C depicts another embodiment of the parallel amplifier 35 as the rechargeable parallel amplifier 35C. The rechargeable parallel amplifier 35C of FIG. 12C is similar to the rechargeable parallel amplifier 35B of FIG. 12B. However, unlike rechargeable parallel amplifier 35B, rechargeable parallel amplifier 35C includes an output control circuit 230B instead of the output control circuit 230A and a second output stage 220B instead of the second output stage 220A. The output control circuit 230B further includes a VCC input, VCC—IN, that is coupled to the power amplifier supply node 28 in order to receive the power amplifier supply voltage, VCC. In addition, unlike rechargeable parallel amplifier 35B, in the rechargeable parallel amplifier 35C, the drain 224D of the second switching element, SW2B, 224 is coupled to the power amplifier supply node 28 instead of being coupled to the parallel amplifier output node 218, which is now labeled as the parallel amplifier output node 218C. Furthermore, as will be explained, the operation of the output control circuit 230B is different from the operation of output control circuit 230A in order to accommodate the coupling of the drain 224D of the second switching element, SW2B, 224 to the power amplifier supply node 28.
Similar to the rechargeable parallel amplifier 35B, the rechargeable parallel amplifier 35C must also take into consideration the minimum headroom voltage, VHEADROOM, of the first switching element, SW2A, 222, and the second switching element, SW2B, 224, in order to assure the first switching element, SW2A, 222, and the second switching element, SW2B, 224, operate in the linear mode. However, because the drain 224D of the second switching element, SW2B, 224 is coupled to the power amplifier supply node 28, the power amplifier supply voltage, VCC, must also be considered.
Similar to the rechargeable parallel amplifier 35B, the first switching element, SW2A, 222, of the rechargeable parallel amplifier 35C may operate in the linear mode provided the parallel amplifier output node 218C that provides the parallel amplifier output, VPARA—AMP, is less than the saved charge voltage, VAB, minus the minimum headroom voltage, VHEADROOM. However, unlike the rechargeable parallel amplifier 35B, the second switching element, SW2B, 224, of the rechargeable parallel amplifier 35C may operate in the linear mode provided the power amplifier supply voltage, VCC, is greater than the saved charge voltage, VAB, plus the minimum headroom voltage, VHEADROOM. Because the power amplifier supply voltage, VCC, tends to be higher than the parallel amplifier output, VPARA—AMP, the rechargeable parallel amplifier 35C may store additional charge on the charge conservation capacitor, CAB, which increases the charge voltage, VAB. As a result, the operating range of the first switching element, SW2A, 222, is also increased.
Similar to the output control circuit 230A of FIG. 12B, the output control circuit 230B of FIG. 12C selectively couples the VA input, VA—IN, to either the first switch control output, VSW1A, or the second switch control output, VSW2A, based upon the minimum headroom voltage, VHEADROOM, the saved charge voltage, VAB, and the parallel amplifier output, VPARA—AMP. For example, when parallel amplifier output, VPARA—AMP, is greater than the saved charge voltage, VAB, minus the minimum headroom voltage, VHEADROOM, the output control circuit 230B couples the VA input, VA—IN to the first switch control output, VSW1A, and sets the second switch control output, VSW2A, to disable the first switching element SW2A, 222 of the second output stage 220B. As an example, the output control circuit 230B may pull up the second switch control output, VSW2A, to the saved charge voltage, VAB. As a result, the first amplifier output voltage, VA, is coupled to the gate 214G of the first switching element, SW1A, 214 of the first output stage 210C.
However, when the parallel amplifier output, VPARA—AMP, is less than or equal to the saved charge voltage, VAB, minus the minimum headroom voltage, VHEADROOM, the output control circuit 230B couples the VA input, VA—IN, to the second switch control output, VSW2A, of the second output stage 220B and sets the first switch control output, VSW1A, to disable the first switching element SW1A, 214, of the first output stage 210C. As an example, the output control circuit 230B may pull up the first switch control output, VSW1A, to the supply input 24 (VBAT). As a result, the first amplifier output voltage, VA, is coupled to the gate 222G of the first switching element, SW2A, 222 of the second output stage 220B.
However, different from the output control circuit 230A, the output control circuit 230B also selectively couples the VB input, VB—IN, to either the third switch control output, VSW2B, or the fourth switch control output, VSW1B, based upon the minimum headroom voltage, VHEADROOM, the saved charge voltage, VAB, and the power amplifier supply voltage, VCC. For example, when the power amplifier supply voltage, VCC, is greater than the saved charge voltage, VAB, plus the minimum headroom voltage, VHEADROOM, the output control circuit 230B couples the VB input, VB—IN, to the third switch control output, VSW2B, and sets the fourth switch control output, VSW1B, to disable the second switching element SW1B, 216. As an example, the output control circuit 230B may pull down the fourth switch control output, VSW1B, to ground. As a result, the second amplifier output voltage, VB, is coupled to the gate 224G of the second switching element, SW2B, 224 of the second output stage 220B.
However, when the power amplifier supply voltage, VCC, is less than or equal to the saved charge voltage, VAB, plus the minimum headroom voltage, VHEADROOM, the output control circuit 230B couples the fourth switch control output, VSW1B, to the VB input, VB—IN and sets the third switch control output, VSW2B, to disable the second switching element, SW 2B, 224. As an example, the output control circuit 230B may pull down the third switch control output, VSW2B, to ground. As a result, the second amplifier output voltage, VB, is coupled to the gate 216G of the second switching element, SW1B, 216 of the first output stage 210C.
While the embodiments of the parallel amplifier 35A, the rechargeable parallel amplifier 35B, and the rechargeable parallel amplifier 35C of FIGS. 12A, FIG. 12B, and FIG. 12C, respectively, depict that the source 214S of the first switching element, SW1A, 214 of the first output stage 210 and 12C are coupled to supply input 24 (VBAT), this is by way of illustration and non-limiting. In some embodiments, the supply voltage provided to the parallel amplifier 35A, rechargeable parallel amplifier 35B, and the rechargeable parallel amplifier 35C of FIGS. 12A, FIG. 12B, and FIG. 12C, may be provided by a separate power supply not depicted herein. The separate power supply may provide other voltage levels to power or bias the respective parallel amplifier 36A, rechargeable parallel amplifier 35B, and the rechargeable parallel amplifier 35C. As a non-limiting example, the separate power supply may provide a parallel amplifier supply voltage substantially equal to 2×VBAT. Accordingly, in these example embodiments of the parallel amplifier 35A, the rechargeable parallel amplifier 35B, and the rechargeable parallel amplifier 35C, source 214S of the first switching element, SW1A, 214 of the first output stage 210 may be coupled to the parallel amplifier supply voltage substantially equal to 2×VBAT.
As an example, discussed relative to FIGS. 18A-D, FIG. 12D depicts one embodiment of a parallel amplifier 35D, similar to the parallel amplifier 35A, that is configured to use a parallel amplifier supply voltage, VSUPPLY—PARA—AMP. In some embodiments, the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, may be configured to come from various power supply voltage generation circuits depending upon the needs of the power amplifier 22. As depicted in FIGS. 18A-D, the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, may be provided by a μC charge pump circuit 262 or by the multi-level charge pump circuit 258 of multi-level charge pump buck converter 12C. In addition, as discussed below, in some embodiments of the μC charge pump circuit 262, the μC charge pump circuit 262 generates a μC charge pump output voltage, VμC—OUT, that may be configured to provide various voltage levels dependent upon the mode of operation of the μC charge pump circuit 262.
As depicted in FIG. 12D, unlike the parallel amplifier 35A of FIG. 12A, the parallel amplifier 35D may be configured to use the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, instead of the supply input 24, VBAT, provided by the battery 20. The parallel amplifier supply voltage, VSUPPLY—PARA—AMP, may be a discrete ratio of the supply input 24, (VBAT) provided by battery 20. In other embodiments, however, the voltage level provided by the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, may be programmatically selected depending upon the operational conditions of the mobile device or pseudo-envelope follower power management system.
For example, as depicted in FIG. 12D, the source 214S of the first switching element, SW1A, 214 may be coupled to the parallel amplifier supply voltage, VSUPPLY—PARA—AMP. Although not depicted in FIG. 12D, the circuitry associated with the first power amplifier, AMPA 206 and the second power amplifier AMPB 208, may also be supplied by the parallel amplifier supply voltage, VSUPPLY—PARA—AMP.
As another example, FIG. 12E depicts an embodiment of the rechargeable parallel amplifier 35E that is similar to the rechargeable parallel amplifier 35B depicted in FIG. 12B. Unlike the rechargeable parallel amplifier 35B, the parallel amplifier 35E is configured to use the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, instead of the supply input 24, (VBAT) provided by the battery 20.
Accordingly, unlike the rechargeable parallel amplifier 35B, the rechargeable parallel amplifier 35E is configured such that the source 214S of the first switching element, SW1A, 214, is coupled to the parallel amplifier supply voltage, VSUPPLY—PARA—AMP. Similar to the parallel amplifier 35D of FIG. 12D, the rechargeable parallel amplifier 35E may also be reconfigured to use the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, as the supply voltage of the first amplifier AMPA, 206, the second amplifier, AMPB, 208, and the output control circuit 230A.
FIG. 12F depicts another embodiment of the rechargeable parallel amplifier 12C as a rechargeable parallel amplifier 12F. Similar to the rechargeable parallel amplifier 12D, depicted in FIG. 12D, and the rechargeable parallel amplifier 12E, depicted in FIG. 12E, the rechargeable parallel amplifier 12F is configured to use the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, instead of the supply input 24, (VBAT), supplied by the battery 20. Also similar to the parallel amplifier 12D and the rechargeable parallel amplifier 12E, rechargeable parallel amplifier 12F is configured such that the source 214S of the first switching element, SW1A, 214, coupled to the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, instead of the supply input 24, (VBAT). Also similar to the rechargeable parallel amplifier 35E, depicted in FIG. 12E, the first amplifier, AMPA, 206, the second amplifier, AMPB, 208, and the output control circuit 230B may also be further configured to use the parallel supply voltage, VSUPPLY—PARA—AMP, as a supply source instead of the supply input 24.
Returning to FIG. 2A, the open loop assist circuit 39 will now be discussed. As discussed above, the parallel amplifier circuit output current, IPAWA—OUT, may be a combination of the parallel amplifier output current IPARA—AMP, and the open loop assist circuit, IASSIST. The open loop assist circuit 39 may be used to reduce the amount of current that the parallel amplifier 35 of the parallel amplifier circuit 32 may need to source and sink in order to regulate the power amplifier supply voltage, Vcc. In particular, the parallel amplifier 35 may sink excess power inductor current, ISW—OUT, that can generate a large voltage ripple on the power amplifier supply voltage, VCC. The large voltage ripple on the power amplifier supply voltage, VCC, can be due to the interaction of the power inductor current, ISW—OUT, with the non-zero impedance of parallel amplifier 35 over frequency in the pass band of the pseudo-envelope follower power management system. The open loop assist current, IASSIST, provided by the open loop assist circuit 39 can be configured to reduce the parallel amplifier output current, IPARA—AMP, sourced or sunk by the parallel amplifier 35, which may reduce the ripple voltage on the power amplifier supply voltage, Vcc, because the non-zero output impedance of the parallel amplifier 35 is convoluted with less current.
One embodiment of the open loop assist circuit 39 may be configured to receive an estimated power inductor inductance parameter, LEST, and a minimum power amplifier turn on voltage parameter, VOFFSET—PA, an estimated bypass capacitor capacitance parameter, CBYPASS—EST, and an estimated power amplifier transconductance parameter, K_IOUT—EST.
The estimated power inductor inductance parameter, LEST, may be either the measured or estimated inductance of the power inductor 16 between a specific range of frequencies. For example, the estimated power inductor inductance parameter, LEST, may be either the measured or estimated inductance of the power inductor 16 between approximately 10 MHz and 30 MHz. The minimum power amplifier turn on voltage parameter, VOFFSET—PA, may be either the measured or estimated value of the minimum supply voltage at which the linear RF power amplifier 22 will begin to operate. The estimated bypass capacitor capacitance parameter, CBYPASS—EST, may be either the measured or estimate capacitance of the bypass capacitor, CBYPASS, 19 measured between a specific range of frequencies. For example, the estimated bypass capacitor capacitance parameter, CBYPASS—EST, may be either the measured or estimated capacitance of the bypass capacitor, CBYPASS, 19 between approximately 10 MHz and 30 MHz. The estimated power amplifier transconductance parameter, K_IOUT—EST, may be either the measured or estimated transconductance of the linear RF power amplifier 22. Transconductance of the linear RF power amplifier 22 may be 1/RLOAD, where RLOAD, is the estimated resistive load of the linear RF power amplifier 22. The estimated power amplifier transconductance parameter, K_IOUT—EST, may be either the measured or estimated transconductance of the linear RF power amplifier 22 between a specific range of frequencies. For example, the estimated power amplifier transconductance parameter, K_IOUT—EST, may be either the measured or estimated transconductance of the linear RF power amplifier 22 between approximately 10 MHz and 30 MHz.
The estimated power inductor inductance parameter, LEST, the minimum power amplifier turn on voltage parameter, VOFFSET—PA, the estimated bypass capacitor capacitance parameter, CBYPASS—EST, and the estimated power amplifier transconductance parameter, K_IOUT—EST may be provided by the controller 50 through the control bus 44, as depicted in FIGS. 1A and 1B. Typically, values of the estimated power inductor inductance parameter, LEST, minimum power amplifier turn on the voltage parameter, VOFFSET—PA, the estimated bypass capacitor capacitance parameter, CBYPASS—EST, and the estimated power amplifier transconductance parameter, K_IOUT—EST, are obtained at calibration time of the pseudo-envelope follower system.
In addition, the open loop assist circuit 39 may be configured to receive the feed forward control signal, VSWITCHER, 38 from the multi-level charge pump buck converter 12. As discussed above, the feed forward control signal, VSWITCHER, 38 may be configured to provide either the scaled version of the switch voltage, VSW—SCALED, 38A or the indication of the switching voltage output, VSW—EST, 38B. The open loop assist circuit 39 may also be configured to receive the VRAMP signal, from the first control input 34. The open loop assist circuit 39 may also receive a VRAMP signal from the first control input 34.
FIG. 9A depicts a more detailed block diagram of an embodiment of the open loop assist circuit 39 of FIG. 2A, which is depicted as an open loop circuit 39A. The open loop circuit 39A will be described with continuing reference to FIGS. 1A and 2A. The open loop circuit 39A includes an output current estimator 240, a bypass capacitor current estimator 242, a power inductor current estimator 244A, a summing circuit 246, and a controlled current source 248. The output current estimator 240 receives the VRAMP signal, the estimated power amplifier transconductance parameter, K_IOUT—EST, and the minimum power amplifier turn on voltage parameter, VOFFSET—PA. The output current estimator 240 generates an output current estimate, IOUT—EST, based upon the VRAMP signal, the estimated power amplifier transconductance parameter, K_IOUT—EST, and the minimum power amplifier turn on voltage parameter, VOFFSET—PA. The output current estimate, IOUT—EST, is an estimate of the output current, IOUT, provided to the linear RF power amplifier 22.
In one embodiment, the output current estimator 240 calculates the difference between the VRAMP signal and the minimum power amplifier turn on voltage parameter, VOFFSET—PA, by subtracting the minimum power amplifier turn on voltage parameter, VOFFSET—PA, from the VRAMP signal (VRAMP−VOFFSET—PA). Thereafter, the difference between the VRAMP signal and the minimum power amplifier turn on voltage parameter, VOFFSET—PA, is scaled by the estimated power amplifier transconductance parameter, K_IOUT—EST, to generate the output current estimate, IOUT—EST, where IOUT—EST=K_IOUT—EST*(VRAMP−VOFFSET—PA). Typical circuitry may include an operational amplifier to perform (VRAMP−VOFFSET—PA) and the voltage difference is applied to a transconductance amplifier, which the transconductance amplifier gain, Gm, is programmable and equal to K_IOUT—EST.
The bypass capacitor current estimator 242 receives the VRAMP signal and the estimated bypass capacitor capacitance parameter, CBYPASS—EST. The bypass capacitor current estimator 242 generates a bypass capacitor current estimate, IBYPASS—EST, based upon the VRAMP signal and the estimated bypass capacitor capacitance parameter, CBYPASS—EST. The bypass capacitor current estimate, IBYPASS—EST, is an estimate of the bypass capacitor current, IBYPASS—CAP, delivered by the bypass capacitor 19.
In one embodiment, the VRAMP signal is differentiated to provide a VRAMP rate of change signal, d(VRAMP)/dT, which serves as an estimate of the rate of change of the voltage across the bypass capacitor, CBYPASS, 19. The VRAMP rate of change signal, d(VRAMP)/dT, may be an estimate of the rate of change of the VRAMP signal over time. In some embodiments, the VRAMP rate of change signal, d(VRAMP)/dT, is generated by a high pass filter having a desired time constant. A simple high-pass filter followed by a gain provide a frequency response below its corner frequency that have a +6 dB/octave slope thus equivalent to “s laplace transform” and thus creating a differentiator function below the corner frequency. The high-pass filter is typically made of series capacitor and a shunt resistor. In some embodiments, the time constant of the high pass filter may be between the range of 8 nanoseconds and 16 nanoseconds.
The power inductor current estimator 244A receives the VRAMP signal, the feed forward control signal, VSWITCHER, 38, and the estimated power inductor inductance parameter, LEST. The power inductor current estimator 244A generates a power inductor current estimate, ISW—OUT—EST, based upon the VRAMP signal, the feed forward control signal, VSWITCHER, 38, and the estimated power inductor inductance parameter, LEST. The power inductor current estimate, ISW—OUT—EST, is an estimate of the power inductor current, ISW—OUT, delivered by the power inductor 16.
In one embodiment of the power inductor current estimator 244A, the power inductor current estimator 244A subtracts the VRAMP signal from the feed forward control signal, VSWITCHER, 38, to generate a difference voltage VDIFFERENCE. The power inductor current estimator 244A may include an integrator circuit (not shown) that integrates the difference voltage VDIFFERENCE to generate an accumulated difference signal. The power inductor current estimator 244A then scales an accumulated difference signal with a factor of 1/LEST, to generate the power inductor current estimate, ISW—OUT—EST. The bandwidth of the integrator circuit used to integrate the difference voltage VDIFFERENCE may be between 5 MHz and 45 MHz. In some embodiments, the integrator slope may be programmable. For example, the controller 50 may adjust the gain of the transistors of the integrator circuit (not shown) of the power inductor current estimator 244A in order to adjust the integrator slope. Also, it is possible to use a low-pass filter followed by a gain which above the corner frequency the slope versus frequency is −6 dB/octave similar to “1/s Laplace transform” thus acting as an integrator in the frequencies above the corner frequency. The corner frequency can be set below 5 MHz and is made programmable.
In another embodiment of the power inductor current estimator 244A the power inductor current estimator 244A divides the accumulated difference signal by the estimated power inductor inductance parameter, LEST, to generate the power inductor current estimate, ISW—OUT—EST.
In still another embodiment of the power inductor current estimator 244A, the difference voltage, VDIFFERENCE, is scaled by the factor of 1/LEST, or divided by the estimated power inductor inductance parameter, LEST, to generate a scaled difference signal, SDIFFERENCE—SCALED, (not shown) prior to integration. The power inductor current estimator 244A then integrates a scaled difference signal, SDIFFERENCE—SCALED, (not shown) to generate the power inductor current estimate, ISW—OUT—EST. In yet another embodiment of the power inductor current estimator 244A, the power inductor current estimator 244A scales the VRAMP signal and the feed forward control signal, VSWITCHER, 38 by the factor of 1/LEST, or divides the VRAMP signal and the feed forward control signal, VSWITCHER, 38 by the estimated power inductor inductance parameter, LEST, prior to calculating the scaled difference signal, SDIFFERENCE—SCALED, (not shown). Thereafter, the scaled difference signal, SDIFFERENCE—SCALED, is integrated to generate the power inductor current estimate, ISW—OUT—EST.
When the feed forward control signal, VSWITCHER, 38, is configured to provide the switching voltage output, VSW—EST, 38B to the open loop assist circuit 39, the power inductor current estimate, ISW—OUT—EST, is generated based upon switching voltage output, VSW—EST, 38B. When the feed forward control signal, VSWITCHER, 38, is configured to provide the switch voltage, VSW—SCALED, 38A to the open loop assist circuit 39, the power inductor current estimate, ISW—OUT—EST, is generated based upon the switching voltage output, VSW—SCALED, 38A.
The summing circuit 246 is configured to receive the output current estimate, IOUT—EST, the bypass capacitor current estimate, IBYPASS—EST, and power inductor current estimate, ISW—OUT—EST. The summing circuit 246 subtracts the bypass capacitor current estimate, IBYPASS—EST, and the power inductor current estimate, ISW—OUT—EST, from the output current estimate, IOUT—EST, to generate an estimate of the open loop assist current, IASSIST—EST. The open loop assist current, IASSIST—EST, is an estimate of the open loop assist current, IASSIST, provided by the open loop assist circuit 39A to the amplifier output 32A in order to generate the parallel amplifier circuit output current, IPAWA—OUT, from the parallel amplifier circuit 14.
The controlled current source 248 is a controlled current source that generates the open loop assist current, IASSIST, based upon the open loop assist current, IASSIST—EST. The open loop assist current can be activated when reduced voltage ripple reduction is required and can be disabled when voltage ripple reduction is not required like when operating at lower power amplifier output power. The open loop assist current can be made of three separate controlled current sources, where each controlled current source is controlled by ISW—OUT—EST, IBYPASS—EST and IOUT—EST, respectively. Also, the IASSIST current in phase may be time aligned with the parallel amplifier output current, IPARA—AMP. For example, when IASSIST current is positive, IPARA—AMP may be positive and when the open loop assist current, IASSIST, is negative, the parallel amplifier output current, IPARA—AMP, may also be negative as such there is no wasted currents, where the parallel amplifier output current, IPARA—AMP, that is sourced is not sunk by the open loop assist circuit 39A.
FIG. 9B depicts another embodiment of the open loop assist circuit 39B. As depicted in FIG. 9B, the open loop assist circuit 39B is similar to the open loop assist circuit 39A except that the open loop assist circuit 39B receives the switching voltage output, VSW—EST, 38B as the feed forward control signal instead of the feed forward control signal, VSWITCHER, 38. Accordingly, the switching voltage output, VSW—EST, 38B includes a power inductor current estimator 244B instead of the power inductor current estimator 244A. The power inductor current estimator 244B is similar to the power inductor current estimator 244A except the power inductor current estimator 244B only receives the feed forward control signal switching voltage output, VSW—EST, 38B instead of the feed forward control signal, VSWITCHER, 38.
As a result, the power inductor current estimate, ISW—OUT—EST, generated by the power inductor current estimator 244B is based upon the switching voltage output, VSW—EST, 38B. As a result, the power inductor current estimator 244B is functionally like the power inductor current estimator 244A when the feed forward control signal, VSWITCHER, 38 provides the feed forward control signal switching voltage output, VSW—EST, 38B. Accordingly, the open loop assist circuit 39B operates in a similar manner as the open loop assist circuit 39A when the VSWITCHER, 38 provides the switching voltage output, VSW—EST, 38B to the open loop assist circuit 39A.
Returning to FIG. 2B, the parallel amplifier output impedance compensation circuit 37 will now be discussed. The combination of the multi-level charge pump buck converter 12 and the parallel amplifier 35 of the parallel amplifier circuit 32 may not have a flat frequency response across the modulation bandwidth of the power amplifier supply voltage, VCC, provided to the linear RF power amplifier 22. In particular, the desired modulation bandwidth of the power amplifier supply voltage, VCC, is between 1.5 to 2.5 times the RF modulation bandwidth of the linear RF power amplifier 22. As an example, the Long Term Evolution LTE 3GPP standard the RF modulation bandwidth may be up to 20 MHz. As a result, the desired modulation bandwidth of power amplifier supply voltage, VCC, generated by the pseudo-envelope follower power management system 10A may be between 30 MHz to 40 MHz. In some embodiments of the pseudo-envelope follower power management system 10A, the desired modulation bandwidth of the power amplifier supply voltage, VCC, may be approximately 35 MHz. However, at higher frequencies, the output impedance of the parallel amplifier 35 that regulates the power amplifier supply voltage, VCC, may become inductive. The output impedance of the parallel amplifier 35 combines with the bypass capacitor capacitance, CBYPASS, of the bypass capacitor 19 to roll off the modulation frequency response of the parallel amplifier 35. The roll off of the modulation frequency response of the parallel amplifier 35 may result in increased ripple voltage in the power amplifier supply voltage, VCC, due to the inductor current, ISW—OUT, provided by the power inductor 16. The parallel amplifier output impedance compensation circuit 37 may be configured to pre-compensate the VRAMP signal in order to provide a compensated VRAMP signal, VRAMP—C, to the parallel amplifier 35 in order to flatten the modulation frequency response of the parallel amplifier 35.
The parallel amplifier output impedance compensation circuit 37 depicted in FIG. 2A is configured to receive the VRAMP signal, an estimated bypass capacitor capacitance parameter, CBYPASS—EST, and a parallel amplifier inductance estimate parameter, LCORR. The parallel amplifier inductance estimate parameter, LCORR, may be an estimated inductance of the parallel amplifier 35 between the frequencies 10 MHz and 30 MHz, which is measured during calibration. The parallel amplifier inductance estimate parameter, LCORR, may be provided by the controller 50 via the control bus 44 at configuration time.
FIG. 10A depicts one example embodiment of the parallel amplifier output impedance compensation circuit 37 depicted in FIG. 2A as a parallel amplifier output impedance compensation circuit 37A. The parallel amplifier output impedance compensation circuit 37A may include a first differentiator circuit 250, a second differentiator 252, a frequency pre-distortion circuit 254, and a summing circuit 256.
The first differentiator circuit 250 receives the VRAMP signal and the estimated bypass capacitor capacitance parameter, CBYPASS—EST. Similar to the bypass capacitor current estimator 242 of FIGS. 9A and 9B, the first differentiator circuit 250 generates a bypass capacitor current estimate, IBYPASS—EST, based upon the Vramp signal and the bypass capacitor capacitance parameter, CBYPASS—EST. The bypass capacitor current estimate, IBYPASS—EST, is an estimate of the bypass capacitor current, IBYPASS—CAP, delivered by the bypass capacitor, CBYPASS, 19. In some embodiments of the parallel amplifier output impedance compensation circuit 37A, the parallel amplifier output impedance compensation circuit 37A uses the bypass capacitor current estimate, IBYPASS—EST, provided by the bypass capacitor current estimator 242 and the first differentiator circuit 250 is omitted. In other embodiments of the parallel amplifier output impedance compensation circuit 37A, the time constant of the first differentiator circuit 250 may be different than the time constant of bypass capacitor current estimator 242 of the open loop assist circuit 39.
Similar to the bypass capacitor current estimator 242, in one embodiment of the first differentiator circuit 250, the VRAMP signal is differentiated to provide a VRAMP rate of change signal, d(VRAMP)/dT, which serves as an estimate of the rate of change of the voltage across the bypass capacitor, CBYPASS, 19. The VRAMP rate of change signal, d(VRAMP)/dT, may be an estimate of the rate of change of the VRAMP signal over time. In some embodiments, the VRAMP rate of change signal, d(VRAMP)/dT, is generated by a high pass filter (not shown) having a desired time constant. As an example, a simple high-pass filter followed by a gain stage may provide a frequency response below its corner frequency that has a +6 dB/octave slope, thus equivalent to the “s laplace transform” and thus creating a differentiator function below the corner frequency. The high-pass filter (not shown) is typically made of a series capacitor and a shunt resistor. In some embodiments, the time constant of the high pass filter may be between the range of 8 nanoseconds and 16 nanoseconds.
The bypass capacitor current estimate, IBYPASS—EST, and the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, are combined to create a dynamic current, IDYNAMIC, which is provided to the second differentiator circuit 252. The dynamic current, IDYNAMIC, represents the dynamic portion of the power inductor current, ISW—OUT, delivered by the power inductor 16. The second differentiator 252 is to replicate the parallel amplifier output impedance frequency response, which exhibits an output impedance that increases at +6 dB/octave, like an inductor, at the frequency range where the switcher current is operating, up to a resonance frequency equal to 1/(2*pi*sqrt(LCORR*Cbypass)).
The second differentiator circuit 252 is configured to receive the dynamic current, IDYNAMIC, and the parallel amplifier inductance estimate parameter, LCORR.
The second differentiator circuit 252 differentiates the dynamic current, IDYNAMIC, to provide a dynamic current rate of change signal, d(IDYNAMIC)/dT. The dynamic current rate of change signal, d(IDYNAMIC)/dT, estimates change of the dynamic current, IDYNAMIC, with respect to time. In some embodiments, the dynamic current rate of change signal, d(IDYNAMIC)/dT, is generated by a low pass (not shown) having a desired time constant. The time constants of the second differentiator circuit 252 may be configured to optimize the modulation bandwidth of the parallel amplifier 35. The second differentiator can be made from a high-pass filter (not shown) followed by a gain to provide a frequency response below its corner frequency that has a +6 dB/octave slope thus equivalent to “s Laplace transform” and thus creating a differentiator function below the corner frequency. The high-pass filter is typically made of a series capacitor and a shunt resistor. The time constant of the high-pass filter may be between 8 nanoseconds and 16 nanoseconds. The second differentiator circuit 252 scales the dynamic current rate of change signal, d(IDYNAMIC)/dT, by the parallel amplifier inductance estimate parameter, LCORR, to generate a power amplifier supply ripple voltage estimate, VRIPPLE, at the negative input of the summer circuit 256. The power amplifier supply ripple voltage estimate is an estimate of the ripple voltage component of the power amplifier supply voltage, VCC, at the power amplifier supply node 28.
The frequency pre-distortion circuit 254 may be configured to receive the VRAMP signal and output a peeked VRAMP signal, VRAMP—PEEK. The frequency pre-distortion circuit 254 may be a programmable peeking filter that may be configured to compensate for the roll off of the modulation frequency response of the parallel amplifier 35. The frequency pre-distortion circuit 254 may include a frequency equalizer circuit that includes a programmable pole time constant, Tau_Pole, and a programmable zero time constant, Tau_Zero. The frequency pre-distortion circuit Laplace transfer function, VRAMPC/VRAMP, may be approximately equal to [1+Tau_Zero*s]/[1+Tau_Pole*s]. The programmable pole time constant, Tau_Pole, and the programmable zero time constant, Tau_Zero, may be adjusted to increase the frequency response of the frequency pre-distortion circuit 254, VRAMPC/VRAMP, in order to flatten the overall modulation frequency response of the pseudo-envelope follower power management system 10A. In some embodiments of the frequency pre-distortion circuit 254, the programmable pole time constant, Tau_Pole, is configured to about 0.4 microseconds, ( 1/2.5 MHz). The programmable zero time constant, Tau_Zero, may be configured to be about 0.192 microseconds, ( 1/5.8 MHz). As a result, the pseudo-envelope follower power management system transfer function, VCC/V−RAMPS, may be flattened up to about 35 MHz.
FIG. 13 depicts an embodiment of a pseudo-envelope follower power management system 10G including a buck converter 13G and a parallel amplifier circuit 14G having an open loop assist circuit 39 and a parallel amplifier circuit 32. In some alternative embodiments of the pseudo-envelope follower power management system of FIG. 13, the parallel amplifier 35 may be a rechargeable parallel amplifier. As an example, the rechargeable parallel amplifier 35 may be a rechargeable parallel amplifier similar to the embodiments of the rechargeable parallel amplifier depicted in FIGS. 12B-C and FIGS. 12E-F.
FIG. 14 depicts another embodiment of a pseudo-envelope follower power management system 10H including a multi-level charge pump buck converter 12H and a parallel amplifier circuit 14H having an open loop assist circuit 39 and a parallel amplifier circuit 32. In some alternative embodiments of the pseudo-envelope follower power management system of FIG. 14, the parallel amplifier 35 may be a rechargeable parallel amplifier similar to the embodiments of the rechargeable parallel amplifier depicted in FIGS. 12B-C and FIGS. 12E-F.
FIG. 15 depicts another embodiment of a pseudo-envelope follower power management system 10I including a multi-level charge pump buck converter 12I and a parallel amplifier circuit 14I having a parallel amplifier circuit 32 and a VOFFSET loop circuit 41E. In some embodiments, VOFFSET loop circuit 41E may be similar to either the VOFFSET loop circuit 41A. as depicted in FIG. 18A, or the VOFFSET loop circuit 41B, as depicted in FIG. 18B. Accordingly, although not shown in FIG. 15, the VOFFSET loop circuit 41E may be coupled to a controller 50 (not shown), which may be used to configure the VOFFSET loop circuit 41E. In addition, in some alternative embodiments of the pseudo-envelope follower power management system 10E, depicted in FIG. 15, the parallel amplifier 35 may be a rechargeable parallel amplifier similar to the embodiments of the rechargeable parallel amplifier depicted in FIGS. 12B-C and FIGS. 12E-F.
FIG. 16 depicts another embodiment of a pseudo-envelope follower power management system 10J including a multi-level charge pump buck converter 12J and a parallel amplifier circuit 32 having a parallel amplifier 32, a VOFFSET Loop Circuit 41F, an open loop assist circuit 39 and a parallel amplifier output impedance compensation circuit 37. In some embodiments, the VOFFSET loop circuit 41F may be similar to either the VOFFSET loop circuit 41A, as depicted in FIG. 18A, or the VOFFSET loop circuit 41B, as depicted in FIG. 18B. Accordingly, although not shown in FIG. 16, the VOFFSET loop circuit 41F may be coupled to a controller 50 (not shown), which may be used to configure the VOFFSET loop circuit 41F. In addition, in some alternative embodiments of the pseudo-envelope follower power management system 10J, depicted in FIG. 16, the parallel amplifier 35 may be a rechargeable parallel amplifier similar to the embodiments of the rechargeable parallel amplifier depicted in FIGS. 12B-C and FIGS. 12E-F.
FIG. 17A depicts another embodiment of a pseudo-envelope follower power management system 10K including a buck converter 13K and a parallel amplifier circuit 32 having a rechargeable parallel amplifier 35B. The parallel amplifier output current, IPARA—AMP, may be the sole contributor to the parallel amplifier circuit output current IPAWA—OUT, of the parallel amplifier circuit 14K. In addition, because the parallel amplifier circuit 14K does not have an open loop assist circuit, the parallel amplifier circuit output current, IPAWA—OUT—EST, 40 is equal to the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, current provided by the parallel amplifier sense circuit 36. Also, in some alternative embodiments of the pseudo-envelope follower power management system 100, depicted in FIG. 17A, the parallel amplifier 35B may be a rechargeable parallel amplifier similar to the embodiments of the rechargeable parallel amplifier depicted in FIG. 12E.
FIG. 17B depicts another embodiment of a pseudo-envelope follower power management system 10L including a multi-level charge pump buck converter 12L and a parallel amplifier circuit 32 having a parallel amplifier circuit 32. The parallel amplifier output current, IPARA—AMP, may be the sole contributor to the parallel amplifier circuit output current IPAWA—OUT, of the parallel amplifier circuit 14L. In addition, because the parallel amplifier circuit 14L does not have an open loop assist circuit, the parallel amplifier circuit output current, IPAWA—OUT—EST, 40 may be equal to the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, current provided by the parallel amplifier sense circuit 36. In addition, in some alternative embodiments of the pseudo-envelope follower power management system 10L, depicted in FIG. 17B, the parallel amplifier 35C may be a rechargeable parallel amplifier similar to the embodiments of the rechargeable parallel amplifier depicted in FIG. 12E-F.
FIG. 18B depicts another embodiment of the pseudo-envelope follower power management system 10E, which is similar to the pseudo-envelope follower power management systems 10A and 10B, as depicted in FIGS. 1A and 1B. The pseudo-envelope follower power management system 10E includes a multi-level charge pump buck converter 12C, a parallel amplifier circuit 14D, a controller 50, a clock management circuit 260, a μC charge pump circuit 262, a battery level sense circuit 264, and a parallel amplifier power source selection circuit 272 operably configured to generate a parallel amplifier supply voltage, VCC, on the bypass capacitor (CBYPASS) 19.
Similar to the embodiments of the pseudo-envelope follower power management system 10A-10B of FIGS. 2A-2B, the pseudo-envelope follower power management system 10E may include a multi-level charge pump buck converter 12C that is similar to the multi-level charge pump buck converters 12A-B depicted in FIGS. 2A-B. However, unlike the multi-level charge pump buck converters 12A-B, the multi-level charge pump buck converter 12C further includes a multi-level charge pump circuit 258 configured to generate an internal charge pump node parallel amplifier supply 294. In some embodiments of the multi-level charge pump buck converter 12C, the multi-level charge pump circuit 258 may provide 1.5×VBAT as the internal charge pump node parallel amplifier supply 294. In other embodiments of the multi-level charge pump buck converter 12C, the multi-level charge pump circuit 258, the output voltage level of the internal charge pump node parallel amplifier supply 294 may vary between 1.5×VBAT and 2×VBAT depending upon the operational mode of the multi-level charge pump circuit 258. Example embodiments of the multi-level charge pump circuit 258 are described relative to FIGS. 7A-B. Also similar to the multi-level charge pump buck converters 12A-B of FIGS. 2A-B, the multi-level charge pump buck converter 12C may include a switching voltage output 26.
Similar to the embodiments of the pseudo-envelope follower power management system 10A-10B of FIGS. 2A-2B, the switching voltage output 26 of the multi-level charge pump buck converter 12C may be coupled to a power inductor 16. The power inductor 16 is coupled to the bypass capacitor (CBYPASS) 19 to form a low pass filter for the multi-level charge pump buck converter 12C. In addition, similar to the parallel amplifier circuits 14A-14B of FIGS. 2A-2B, the parallel amplifier circuit 14D may include a parallel amplifier output 32A that is coupled to the power amplifier supply voltage, VCC, via the coupling circuit 18. In the case where the coupling circuit 18 provides AC (alternating current) coupling between the parallel amplifier output 32A of the parallel amplifier circuit 14D and the power amplifier supply voltage, VCC, an offset voltage, VOFFSET, may be developed across the coupling circuit 18. Also, the parallel amplifier circuit 14D may include a parallel amplifier circuit 32 operably coupled to the parallel amplifier output 32A.
However, unlike the parallel amplifier circuit 14A-B of FIGS. 2A-2B, the parallel amplifier circuit 14D may be configured to power the parallel amplifier circuit 32 with a parallel amplifier supply voltage, VSUPPLY—PARA—AMP, instead of the supply input 24, (VBAT). The parallel amplifier supply voltage, VSUPPLY—PARA—AMP, may be provided by the parallel amplifier power source selection circuit 272. In one example embodiment of the parallel amplifier circuit 14D, the parallel amplifier 35 may be configured similar to the parallel amplifier 32D, which is depicted in FIG. 12D. Alternatively, in other embodiments, the parallel amplifier 35 may be a rechargeable parallel amplifier similar to the rechargeable parallel amplifiers 35E-F, which are respectively depicted in FIGS. 12E-F.
The parallel amplifier power source selection circuit 272 may include a first input coupled to the μC charge pump output of the μC charge pump circuit 262 and a second input coupled to the internal charge pump node parallel amplifier supply 294 of the multi-level charge pump circuit 258. The parallel amplifier power source selection circuit 272 may also be coupled to the controller 50 via a source selection control signal 296. The parallel amplifier power source selection circuit 272 may include an output configured to provide the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, to the parallel amplifier circuit 14D based upon the state of the source selection control signal 296. In addition, the parallel amplifier power source selection circuit 272 may coupled to the controller 50 via the source selection control signal 296. Via the source selection control signal 296, the controller 50 may configure the parallel amplifier power source selection circuit 272 to select either the internal charge pump node parallel amplifier supply 294 or the μC charge pump output in order to provide the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, to the parallel amplifier circuit 14D. In some alternative embodiments of the pseudo-envelope follower power management system 10E, the parallel amplifier power source selection circuit 272 may be eliminated. In this case, either the internal charge pump node parallel amplifier supply 294 or the μC charge pump output of the μC charge pump circuit 262 may be directly coupled to the parallel amplifier circuit 14D in order to provide the parallel amplifier supply voltage, VSUPPLY—PARA—AMP. For example, some embodiments of the multi-level charge pump buck converter 12C may not provide an internal charge pump node parallel amplifier supply 294 as an output. In this case, the μC charge pump output of the μC charge pump circuit 262 is directly coupled to the parallel amplifier circuit 14C to provide the parallel amplifier supply voltage VSUPPLY—PARA—AMP, as the operational voltage for the parallel amplifier 35 and associated circuitry.
In still another alternative arrangement (not show), in some embodiments of the pseudo-envelope follower power management system 10E, the parallel amplifier power source selection circuit 272 is eliminated. In this case, the μC charge pump output of the μC charge pump circuit 262 and the internal charge pump node parallel amplifier supply 294 are coupled together to form a parallel amplifier supply node that provides the parallel amplifier supply voltage, VSUPPLY—PARA—AMP. The desired source for providing the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, is then managed by enabling and disabling the μC charge pump circuit 262 and controlling the switch state of the ninth switch 119 of the multi-level charge pump 258A-B of FIGS. 7B-C. As an example, when the μC charge pump circuit 262 is disable by setting the μC charge pump, μBBRATIO, to OFF, the μC charge pump output floats. In a similar fashion, setting the switch state of the ninth switch 119 of the multi-level charge pump 258A-B of FIGS. 7B-C to be open operably disconnects the internal circuitry of the multi-level charge pump 258A-B of FIGS. 7B-C from the parallel amplifier supply node.
The μC charge pump circuit 262 includes a supply input coupled to supply input 24, (VBAT), provided by the battery and a μC charge pump output configured to provide a μC charge pump output voltage, VμC—OUT. In addition, the μC charge pump circuit 262 may be configured to receive a μC charge pump clock 276 from the clock management circuit 260. The μC charge pump clock 276 may be used to govern the operation of the μC charge pump circuit 262. The μC charge pump circuit 262 is also coupled via a μC charge pump control bus 278 to the controller 50. As described below relative to FIGS. 19A-B, some embodiments of the μC charge pump circuit 262 may be configured to boost the supply input 24, (VBAT), provided by the battery to generate a μC charge pump output voltage, VμC—OUT, that is greater than the supply input 24, (VBAT). Other embodiments of the μC charge pump circuit 262 be may be configured to buck the supply input 24, (VBAT) to generate a μC charge pump output voltage, VμC—OUT, that is less than the supply input 24, (VBAT). The controller 50 may use the μC charge pump control bus 278 to configure the μC charge pump circuit 262 to operate in various operational modes in order to generate specific voltage levels at the μC charge pump output. For example, the μC charge pump circuit 262 may be configured to generate a μC charge pump output voltage, VμC—OUT, that provides various voltage levels dependent upon the mode of operation of the μC charge pump circuit 262. This permits the multi-level charge pump buck converter 12C to provide a desired voltage level as the μC charge pump output voltage, VμC—OUT, and dependent upon the need of the parallel amplifier 35 on the parallel amplifier circuit 14D with different voltage output levels dependent upon the needs of the pseudo-envelope follower power management system 10C.
The clock management circuit 260, depicted in FIG. 18B, may include a reference clock 139, a divider circuit 266, a clock selection circuit 268, and an oscillator 270. The clock management circuit 260 may be coupled to controller 50 via various control signals and/or buses. Based upon control inputs received from the controller 50, the clock management circuit 260 may be configured generate a μC charge pump clock 276, which is provided to the μC charge pump circuit 262. The controller 50 may configure the clock management circuit 260 to generate the μC charge pump clock 276 based upon a variety of clock sources.
The reference clock 139 may be operably configured to provide a clock reference signal 139A to the FLL circuit 54 of the multi-level charge pump buck converter 12C. The FLL circuit 54 may be configured to operate with the reference clock 139 similar to the operational description of the FLL circuit 54A of FIG. 3A or the FLL circuit 54A of FIG. 3B. In each case, the reference clock 139 may be configured to provide a clock reference signal 139A to the FLL circuit 54A or the FLL circuit 54B as depicted in FIGS. 3A and 3B. In addition to governing various timing aspects regarding operation of the multi-level charge pump buck converter 12C, similar to the FLL circuits 54A of FIG. 3A, some embodiments of the FLL circuit 54 may be configured to provide a threshold scalar 137A (shown in FIG. 3A) signal to adjust the operating frequency of the multi-level charge pump buck converter 12C. Alternatively, other embodiments of the FLL circuit 54, similar to the FLL circuits 54B of FIG. 3A, may be configured to provide a threshold scalar′ 137B (shown in FIG. 3B) signal to adjust the operating frequency of the multi-level charge pump buck converter 12C.
In addition, as depicted in FIG. 18B, the FLL circuit 54 may be further configured to provide an FLL system clock 280 to the switcher control circuit 259 and the divider circuit 266. The FLL system clock 280 may be synchronized or based upon the operating frequency of the multi-level charge pump buck converter 12C, as described above. As a result, in some embodiments of the pseudo-envelope follower power management system 10E, the FLL circuit 54 provides an FLL system clock 280 that is synchronized to the switching of the multi-level charge pump buck converter 12C.
The divider circuit 266 may be configured to receive a clock divider control signal 284 from the controller 50. Based upon the clock divider control signal 284 received from the controller 50, the divider circuit 266 may divide the FLL generated clock to provide a divided FLL clock 282 to the clock selection circuit 268. In addition, the clock selection circuit 268 may be configured to receive the reference clock 139A from the reference clock 139 and an oscillator reference clock 288 from the oscillator 270. Alternative embodiments of the multi-level charge pump buck converter 12C may not include an FLL circuit 54 or the FLL circuit 54 may not be configured to provide a FLL system clock 280 to the clock management system 260.
The oscillator 270 may be operably coupled to the controller 50 via an oscillator control signal 286. The controller 50 may be configured to modify the output frequency of the oscillator 270 via the oscillator control signal 286. The controller 50 may be further configured to disable or enable the oscillator 270 in order to reduce noise generated by the clock management circuit 260. In other embodiments of the clock management circuit 260, the oscillator 270 may be a fixed oscillator.
Accordingly, the controller 50 may configure the clock selection circuit 268 to provide one of the divided FLL clock 282, the reference clock 139A, or the oscillator reference clock 288 to the μC charge pump clock 276. As discussed below relative to FIGS. 19A-B, example embodiments of the μC charge pump circuit 262 may use the μC charge clock 276 to govern the timing between phases of operation of the μC charge pump circuit 262.
In some embodiments of the pseudo-envelope follower power management system 10C of FIG. 18A, the controller 50 advantageously configures the clock selection circuit 268 to provide the divided FLL Clock 282 as the μC charge clock 276. As a result, the switching operations of the μC charge pump circuit 262 may be substantially synchronous to the switching operations of the multi-level charge pump buck converter 12C. In some embodiments of the pseudo-envelope follower power management system 10C, the synchronicity of operations between μC charge pump circuit 262 and the multi-level charge pump buck converter 12C may improve or reduce the noise performance provided at the power amplifier supply voltage, VCC. Alternatively, the controller 50 may configure the clock selection circuit 268 to provide the clock reference signal 139A as the μC charge pump clock 276 to the μC charge pump circuit 262. In this mode of operation, switching between various phases of operation in the μC charge pump circuit 262 may be relatively stable. Alternatively, in still other embodiments of the pseudo-envelope follower power management system 10E, the clock selection circuit 268 is configured to provide the fixed frequency reference clock as the μC charge pump clock 276.
In addition, the controller 50 may further provide an FLL circuit control signal 292 to govern the operation of the FLL circuit 54 of the multi-level charge pump buck converter 12C. The FLL circuit control signal 292 may include one or more control signals used to configure the FLL circuit 54. Via the FLL circuit control signal 292, the controller 50 may configure various time constants and control parameters resident in the FLL circuit 54 (not shown) to optimally extract the operating frequency of the multi-level charge pump buck converter 12C so as to reduce the overall voltage ripple that occurs at the power amplifier supply voltage VCC. The configuration of the FLL circuit 54 may depend upon various factors, including, but not limited to the maximum expected parallel amplifier supply voltage VCC—MAX, the minimum expected parallel amplifier supply voltage VCC—MIN, the expected waveform generated by the power amplifier, the envelope and signal transmission characteristics of the signal to be transmitted, the peak-to-average ratio of the envelope of the signal to be transmitted, the data rate, the bandwidth of the channel and/or the type of modulation used to the desired waveform. Moreover, controller 50 may configure the FLL circuit 54 to minimize the overall noise or output ripple.
The parallel amplifier power source selection circuit 272 is configured to receive the internal charge pump node parallel amplifier supply from the multi-level charge pump circuit 258, of the multi-level charge pump buck converter 12C, or the μC charge pump circuit output voltage, VμC—OUT, which is generated at the μC charge pump output. The parallel amplifier power source selection circuit 272 may be configured to be operably coupled to the controller 50 via a source selection control signal. Via the source selection control signal, the controller 50 may configure the parallel amplifier power source selection circuit 272 to select a desired input supply from either the internal charge pump node parallel amplifier supply or the μC charge pump output, to be provided as the parallel amplifier supply voltage VSUPPLY—PARA—AMP to the parallel amplifier circuit 32.
In an alternative embodiment of the pseudo-envelope follower power management system 10C, the parallel amplifier power source selection circuit 272 may be eliminated in the case where the internal charge pump node parallel amplifier supply or the μC charge pump output are directly coupled to the parallel amplifier supply, VSUPPLY—PARA—AMP. For example, some embodiments of the multi-level charge pump buck converter 12C may include a multi-level charge pump that does not provide an internal charge pump node parallel amplifier supply as an output. In this case, the μC charge pump output of the μC charge pump circuit 262 is directly coupled to the parallel amplifier circuit 14C to provide the parallel amplifier supply voltage VSUPPLY—PARA—AMP, as the operational voltage for the parallel amplifier 35 and associated circuitry.
In addition, similar to the parallel amplifier circuit 14A-14B of FIGS. 2A-2B, the parallel amplifier circuit 14D may also include an embodiment of the VOFFSET loop circuit 41 as VOFFSET load circuit 41B. The VOFFSET load circuit 41B may be configured to regulate the offset voltage, VOFFSET, that is developed across the coupling circuit 18. Similar to the VOFFSET loop circuit 41 of FIGS. 2A-2B, the VOFFSET loop circuit 41B may provide a threshold offset current, ITHRESHOLD—OFFSET, 42 to the switcher control circuit 52 of the multi-level charge pump converter 12C, where the threshold offset current, ITHRESHOLD—OFFSET, 42 provides an estimate of the magnitude of the offset voltage, VOFFSET, appearing across the coupling circuit 18.
The VOFFSET loop circuit 41B may include a summing circuit 300, a VOFFSET target signal section circuit 308, a pre-filter 313, and an integrator with zero compensation 314 operably configured to generate the threshold offset current, ITHRESHOLD—OFFSET, 42 based upon the power amplifier supply voltage, VCC, the parallel amplifier output 32A, and a VOFFSET target signal 302. The V-OFFSET target signal section circuit 308 may include a first input configured to receive a target offset voltage, VOFFSET—TARGET, parameter, a second input configured to receive the VRAMP signal, and a third input configured to receive a filtered VRAMP signal from the pre-filter 313. The VOFFSET target signal section circuit 308 may be configured to receive a target selection signal 310 from the controller 50. Based upon the target selection signal 310 received from the controller 50, the VOFFSET target signal section circuit 308 provides one of the target offset voltage, VOFFSET—TARGET, parameter, the VRAMP signal, or the filtered VRAMP signal as a VOFFSET target signal 302 to the summing circuit 300. In some alternative embodiments, the target signal section circuit 308 may be controlled via a VOFFSET control bus 312 that is coupled to the VOFFSET loop circuit 41B.
The prefilter 313 may be similar to the frequency pre-distortion circuit 254 of FIG. 10A. Similar to the pre-distortion circuit 254, the prefilter 313 may include a frequency equalizer circuit that includes programmable time constants. Illustratively, the programmable time constants may include a programmable pole time constant, TauP, and a programmable zero time constant, TauZ. The controller 50 may adjust the values of the programmable pole time constant, TauP, and a programmable zero time constant, TauZ, to adjust the frequency response of the pre-filter 313. In some embodiments of the parallel amplifier circuit 14D, the output of the frequency pre-distortion circuit 254 may be used as the third input to the VOFFSET target signal section circuit 308 instead of providing a dedicated prefilter 313.
The summing circuit 300 may include a positive terminal operably coupled to the power amplifier supply voltage, VCC. a first negative terminal coupled to the parallel amplifier output 32A, and a second negative terminal configured to receive the VOFFSET target signal 302. The summing circuit 302 subtracts the parallel amplifier output 32A and the VOFFSET target signal from the power amplifier supply voltage, VCC, to generate a VOFFSET error signal 304. The VOFFSET error signal 304 may be provided to the integrator with zero compensation 314, which filters the VOFFSET error signal 304 to generate a threshold offset current, ITHRESHOLD—OFFSET, 42.
The VOFFSET loop circuit 41B may be configured to create an almost constant DC voltage across the coupling circuit 18 in order to shift the power amplifier supply voltage, VCC, down by a fixed amount in order to minimize the peak voltage present at the parallel amplifier output 32A.
As discussed with respect to the various embodiments of the switcher control circuit depicted in FIGS. 3A-C and E-G, FIGS. 4A-C and E-G, FIGS. 5A-C and E-G, and FIGS. 6A-C, the shunt level threshold 124, the series level threshold 126, the first boost level threshold 128, and a second boost level threshold 128 may be offset by threshold offset current, ITHRESHOLD—OFFSET, which is generated by the VOFFSET loop circuit 41B to control the offset voltage, VOFFSET, across the coupling circuit 18, as depicted in FIGS. 18A-D.
The integrator with zero compensation 314 may include a filter having a first time constant, Tau0, and a second time constant, Tau1. The integrator with zero compensation 314 may have a filter response that is equivalent to a Laplace transfer function equal to [(1+Tau0*s)/(Tau1*s)]. The values of the first time constant, Tau0, and a second time constant, Taut. May be programmed by the controller 50 via the VOFFSET control bus 312. The values of the first time constant, Tau0, and a second time constant, Tau1. may be selected to optimize the bandwidth of the VOFFSET loop circuit to provide loop stability and a desired response time depending upon the capacitance of the coupling circuit 18 across which the offset voltage, VOFFSET, is developed.
In addition, the VOFFSET loop circuit 41B may further be configured to permit selection of the value of the first time constant, Tau0, and a second time constant, Tau1, dependent upon whether the coupling circuit 18 requires pre-charging before initiation of a data burst to be sent by the linear RF power amplifier 22 (depicted in FIGS. 1A-B and 2A-B). For example, if the data burst to be sent is a first data burst of the transmission, the controller 50 may determine that the coupling circuit 18 requires pre-charging prior to transmission of the first data burst.
In some embodiments of the VOFFSET loop circuit 41B, the controller 50 may store a first startup time constant, Tau0—startup, and a second startup time constant, Tau1—startup, as local parameters. The VOFFSET loop circuit 41B may be configured to use the first startup time constant, Tau0—startup, and the second startup time constant, Tau1—startup, during a pre-charging phase of operation of the VOFFSET loop circuit 41B. When the VOFFSET loop circuit 41B is configured to operate using the first startup time constant, Tau0—startup, as the first time constant, Tau0, and the second startup time constant, Tau1—startup, as the second time constant, Tau1, the operational bandwidth of the VOFFSET loop circuit 41B is increased to permit faster pre-charging of the coupling circuit 18.
In addition, in some embodiments of the VOFFSET loop circuit 41B, the controller 50 may store a first normal time constant, Tau0—normal, and a second normal time constant, Tau1—normal, as local parameters in the VOFFSET loop circuit 41B. When the VOFFSET loop circuit 41B is configured to operate using the first normal constant, Tau0—normal, as the first time constant, Tau0, and the second normal time constant, Tau1—normal, as the second time constant, Tau1, the operational bandwidth of the VOFFSET loop circuit 41B is decreased to operate in a normal mode of operation.
Some embodiments of the VOFFSET loop circuit 41B may include a pre-charge mode of operation that permits the controller to place the VOFFSET loop circuit 41B into a pre-charge mode of operation for a predetermined period of time. For example, the VOFFSET loop circuit 41B may include a pre-charge timer (not shown) that may be programmed by the controller 50 to generate a timer event after a predetermined time period. When in the pre-charge mode of operation, the VOFFSET loop circuit 41B uses the first startup time constant, Tau0—startup, as the first time constant, Tau0, and the second startup time constant, Tau1—startup, as the second time constant, Tau1, which increases the operational bandwidth of the VOFFSET loop circuit 41B. As an example, when starting from power-off mode to active mode, the time constant of the VOFFSET loop circuit 41B may be programmatically reduced by the controller 50 by up to a factor of five to allow a quick initial pre-charging of the coupling circuit 18. For example, pre-charging may be done prior to the beginning of a transmission-slot in order to reduce the time to have the voltage complete settled to the target value for the first power-up. As an example, the transmission-slot may be a burst transmission-slot in which data is transmitted by the linear RF power amplifier. The controller 50 may configure the VOFFSET Loop Circuit 41B to operate in a higher bandwidth during the initial pre-charging of reactive components of the coupling circuit 18.
In some cases, the loop bandwidth of the VOFFSET Loop Circuit 41B may be set to provide up to five times the bandwidth used at the beginning of a burst transmission time-slot. The controller 50 operably re-configures the VOFFSET Loop Circuit 41B back to a lower or operational bandwidth at the beginning of the burst transmission slot. In other alternative embodiments of the pseudo-envelop follower power management system, the controller 50 operably re-configures the VOFFSET Loop Circuit 41B to have a bandwidth between 3 and 7 times the bandwidth used at the beginning of a burst transmission time-slot. Advantageously, configuring the VOFFSET Loop Circuit 41B to operate with a higher loop bandwidth during initial pre-charging of the reactive components of the coupling circuit 18 decreases the startup delay of the pseudo-envelop follower power management system, which may result in an improved overall power efficiency.
The VOFFSET Loop Circuit 41B may be monitored and modified in a dynamic fashion. For example, the timing/filter parameters associated with the Integrator with Zero Compensation Circuit and desired VOFFSET voltage, set by the VOFFSET—TARGET parameter, may be monitored and modified by controller 50 on a burst time-slot basis.
The VOFFSET Loop Circuit 41B may be configured to operate in a higher loop band width mode of operation when no modulation is present on Vramp signal. For example, at either the beginning of the slot or between inter-slot, when the VRAMP signal is inactive, the controller 50 may configure the VOFFSET Loop Circuit 41B to operate in a higher bandwidth mode of operation to improve initial startup regulation of the offset voltage, VOFFSET. Alternatively, or in addition, the VOFFSET Loop Circuit 41B may be configured to switch from the VOFFSET loop higher loop bandwidth mode of operation to VOFFSET loop higher loop band width mode of operation when no modulation is present. As another example, the controller 50 may program the pre-charge timer (not shown) to trigger an event after a predetermined pre-charge time period. Upon the trigger event, the VOFFSET loop circuit 41B may be automatically re-configured to set the first normal time constant, Tau0, to be equal to Tau0—normal and the second time constant, Tau1, to be equal to Tau1—normal. As a result, after the predetermined pre-charge time period, the VOFFSET loop circuit 41B is re-configured to operate with a normal bandwidth to ensure loop stability. This has the advantage of permitting the VOFFSET loop circuit 41B to operate in a higher bandwidth mode during pre-charging and in a lower bandwidth mode during normal operation without requiring the controller 50 to reconfigure the VOFFSET loop circuit 41B after a predetermined pre-charge period of time to operate in a mode having a bandwidth that is appropriate for normal operation of the pseudo-envelop follower power management system.
In the various embodiments of the switcher control circuit depicted in FIGS. 3A-C and E-G, FIGS. 4A-C and E-G, FIGS. 5A-C and E-G, and FIGS. 6A-C, threshold offset current, ITHRESHOLD—OFFSET, generated by the VOFFSET loop circuit is generally used to raise and lower the point at which the first comparator 140, the second comparator 142, the third comparator 144, and the fourth comparator 146 trigger. However, in some alternative embodiment threshold detector and control circuits 132A-C and E-G, the threshold offset current, ITHRESHOLD—OFFSET, may be used to only shift the triggering threshold of less than all of the comparators 140-146. For example, referring to FIG. 4C, the threshold detector and control circuit 132C may be reconfigured such that the threshold offset current, ITHRESHOLD—OFFSET, only shifts the triggering threshold of the second comparator 142. The effect is to only shift the triggering threshold of the comparator associated with the series level threshold 126 based upon the threshold offset current, ITHRESHOLD—OFFSET. Similarly, as another example of an alternative embodiment, the threshold detector and control circuit 132G, depicted in FIG. 4G, may be reconfigured such that the threshold offset current, ITHRESHOLD—OFFSET, only shifts the triggering threshold of the first comparator 140. The effect is to only shift the triggering threshold of the comparator associated with the shunt level threshold 124 based upon the threshold offset current, ITHRESHOLD—OFFSET.
the shunt level threshold 124, the series level threshold 126, the first boost level threshold 128, and a second boost level threshold 128 may be offset by threshold offset current, ITHRESHOLD—OFFSET, which is generated by the VOFFSET loop circuit 41B to control the offset voltage, VOFFSET, across the coupling circuit 18, as depicted in FIGS. 18A-D.
The battery level sense circuit 264 may be coupled to the controller 50 via the battery level sense signal. The battery level sense circuit 264 may be operably configured to measure or determine the voltage level of the battery, (VBAT). The voltage measured or determined voltage level of the battery may be provided to or obtained by the controller 50 via the battery level sense circuit. In alternative embodiments, not shown, the battery level sense circuit 264 may be configured to interface with the controller 50 via a control bus. Accordingly, the controller may use the voltage level of the battery, (VBAT), to configure the various operational components of the pseudo-envelope follower power management system 10E.
FIG. 18A further depicts another embodiment of a pseudo-envelop follower power management system 10C that is similar to the embodiment of a pseudo-envelope follower power management system 10E except that the parallel amplifier circuit 14D is replaced by the parallel amplifier circuit 41C. The parallel amplifier circuit 41C is similar to the parallel amplifier circuit 14C except that the VOFFSET loop circuit 41B is replaced by the VOFFSET loop circuit 41A. The VOFFSET loop circuit 41A is operably configured to operate in a similar fashion as the VOFFSET loop circuit 41B except that the integrator with zero compensation circuit is replaced with a KERROR—GAIN circuit 306 configured to receive the VOFFSET error signal 304 from the summing circuit 300. The KERROR—GAIN circuit 306 may be configured to multiply the VOFFSET error signal 304 by a KERROR—GAIN parameter to generate the threshold offset current, ITHRESHOLD—OFFSET, 42. The controller 50 may be configured to modify the KERROR—GAIN parameter dependent upon the operational needs of the linear RF power amplifier.
While the pseudo-envelope follower power management systems 10C of FIGS. 18A and 10E of FIG. 18B only depicts the respective parallel amplifier circuits 14C and 14D providing the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, as a feedback signal to the switcher control circuit 52 of the multi-level charge pump buck converter 12C, this is by example and not limitation. Accordingly, some embodiments of the pseudo-envelope follower power management systems 10D-E may further include an open loop assist circuit similar to the open loop assist circuit 39, as depicted in FIGS. 2A-B. In this case, as shown in FIGS. 2A-B, the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, is combined with the open loop assist circuit output current estimate, IASSIST—SENSE, (depicted in FIGS. 2A-B), to form the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40, which is used as a feedback signal to the switcher control circuit 52. Accordingly, the switcher control circuit 52 and operation of the multi-level charge pump buck converter 12C depicted in FIGS. 18A-B may also incorporate various combinations of the operational features and functions of the embodiments of the switch control circuits 52A-D of FIGS. 3A-D, the threshold detector and control circuits 132A-D of FIGS. 4A-D, and the circuitry and state machines associated with the logic circuits 148A-D of FIGS. 4A-D.
FIG. 18C depicts a pseudo-envelope follower power management system 10D that is similar to the pseudo-envelope follower power management system 10C of FIG. 18A. However, unlike the pseudo-envelope follower power management system 10C of FIG. 18A, the multi-level charge pump buck converter 12C is replaced by a buck converter 13A.
In addition, because the buck converter 13A does not include the multi-level charge pump buck converter 12C, the parallel amplifier power source selection circuit 272 is eliminated and the μC charge pump output of the μC charge pump circuit 262 is directly coupled to the parallel amplifier circuit 14E in order to provide the parallel amplifier supply voltage, VSUPPLY—PARA—AMP to the parallel amplifier 35.
The buck converter 13A is similar to the multi-level charge pump buck converter 12C except the multi-level charge pump circuit 258 is eliminated and the switcher control circuit 52 is replaced by switcher control circuit 259. Like the switcher control circuit 52, the switcher control circuit 259 provides a series switch control signal 66 and a shunt switch control signal 68 to the switching circuit 58. In addition, the switcher control circuit 259 is further configured to receive the threshold offset signal, ITHRESHOLD—OFFSET, 42 from the VOFFSET loop circuit 41A.
Although the embodiment of the pseudo-envelope follower power management system 10D depicted in FIG. 18C only depicts the switcher control circuit 259 receiving the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, as discussed above with respect to the embodiments of the pseudo-envelope follower power management system 10C and 10E of FIGS. 18A-B, this is by example and not by limitation. Some embodiments of the parallel amplifier circuit 14C of FIG. 18C may further include an open loop assist circuit 39, as depicted in FIGS. 2A-B. Accordingly, in those cases where an open loop assist circuit is included in the parallel amplifier circuit 14C, as shown in FIGS. 2A-B, the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, is combined with the open loop assist circuit output current estimate, IASSIST—SENSE, (depicted in FIGS. 2A-B), to form the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40, that may be provided as a feedback signal to the switcher control circuit 259.
Accordingly, example embodiments of the switcher control circuit 259 will now be described as depicted in FIGS. 3E-H. One embodiment of the switcher control circuit 259 is depicted in FIG. 3E as switcher control circuit 52E. The switcher control circuit 52E is functionally similar to the switcher control circuit 52A, depicted in FIG. 3A, except the circuitry associated with the multi-level charge pump circuit 56 is eliminated. As a result, the threshold detector and control circuit 132E, of FIG. 3E, does not use either a first boost level threshold 128 or a second boost level threshold 130. Also, as discussed above, the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40 depicted in FIG. 3E may be provided by the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, or, in the case where an open loop assist circuit is included in the parallel amplifier circuit 14C of FIG. 18C, the sum of the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, and the open loop assist circuit output current estimate, IASSIST—SENSE.
One embodiment of the threshold detector and control circuit 132E is depicted in FIG. 4E. The threshold detector and control circuit 132E may be functionally similar to the threshold detector and control circuit 132A depicted in FIG. 4A except the circuitry associated with the multi-level charge pump circuit 56 is eliminated. As a result, the logic circuit 148E is configured to operate as a buck converter based upon the magnitude of the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, relative to the shunt level threshold 124 and the series level threshold 126. In addition, unlike the threshold detector and control circuit 132A depicted in FIG. 4A, the state machine used to control the logic circuit 148E may be simplified. Illustratively, FIG. 5E depicts an example embodiment of a state machine of the logic circuit 148E.
Illustratively, the state machine of the logic circuit 148E may include a shunt output mode 188E and a series output mode 190E. In the shunt output mode 188E, the logic circuit 148E (FIG. 4E) configures the series switch control output 162 such that the series switch 70 (FIG. 3E) is in an open state (not conducting). The logic circuit 148E also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). As a result, the switching voltage output 26 of FIG. 3E is configured to provide a switching voltage, VSW, substantially equal to ground. In response to assertion of the series level indication 152A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is greater than or equal to the series level threshold 126, the logic circuit 148A configures the state machine to transition to the series output mode 190E. Otherwise the state machine remains in the shunt output mode 188E.
In the series output mode 190E, the logic circuit 148E configures the series switch control output 162 such that the shunt switch 70 is in a closed state (conducting). The logic circuit 148E also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). As a result, switching voltage output 26, depicted in FIG. 3A, is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT, provided by the battery 20. In response to de-assertion of the shunt level indication 150A, depicted in FIG. 4A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, is less than the shunt level threshold 124, the logic circuit 148E configures the first state machine to transition to the shunt output mode 188E, as depicted in FIG. 5E.
Another embodiment of the switcher control circuit 259 is depicted in FIG. 3F as switcher control circuit 52F. The switcher control circuit 52F may be functionally similar to the switcher control circuit 52B, depicted in FIG. 3B, except the circuitry associated with the multi-level charge pump circuit 56 is eliminated. As a result, the threshold detector and control circuit 132F, of FIG. 3F, does not use either a first boost level threshold 128 or a second boost level threshold parameter 130. Also, as discussed above, the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40, depicted in FIG. 3F, may be provided by the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, or, in the case where an open loop assist circuit is included in the parallel amplifier circuit 14C of FIG. 18C, the sum of the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, and the open loop assist circuit output current estimate, IASSIST—SENSE.
One embodiment of the threshold detector and control circuit 132F of FIG. 3F is further depicted in FIG. 4F. The threshold detector and control circuit 132F may be functionally similar to the threshold detector and control circuit 132B, depicted in FIG. 4B, except the circuitry associated with the multi-level charge pump circuit 56 is eliminated. As a result, the logic circuit 148F is configured to operate as a buck converter based upon the magnitude of the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, relative to the shunt level threshold 124 and the series level threshold 126. In addition, unlike the threshold detector and control circuit 132B, depicted in FIG. 4B, the state machine used to control the logic circuit 148F may be simplified. As an example, FIG. 5F depicts an example embodiment of a state machine of the logic circuit 148F.
Illustratively, the state machine of the logic circuit 148F may include a shunt output mode 188F and a series output mode 190F. In the shunt output mode 188F, the logic circuit 148F, depicted in FIG. 4F, configures the series switch control output 162 such that the series switch 70, depicted in FIG. 3F, is in an open state (not conducting). The logic circuit 148F also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). As a result, the switching voltage output 26 of FIG. 3F is configured to provide a switching voltage, VSW, substantially equal to ground. In response to assertion of the series level indication 152B, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the series level threshold 126, the logic circuit 148F configures the state machine to transition to the series output mode 190F. Otherwise the state machine remains in the shunt output mode 188F.
In the series output mode 190F, the logic circuit 148F configures the series switch control output 162 such that the shunt switch 70 is in a closed state (conducting). The logic circuit 148F also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). As a result, the switching voltage output 26, depicted in FIG. 3F, is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT. In response to de-assertion of the shunt level indication 150B (FIG. 4F), which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the shunt level threshold 124, the logic circuit 148F configures the first state machine to transition to the shunt output mode 188F, as depicted in FIG. 5F.
Another embodiment of the switcher control circuit 259 is depicted in FIG. 3G as switcher control circuit 52G. The switcher control circuit 52G may be functionally similar to the switcher control circuit 52C, depicted in FIG. 3C, except the circuitry associated with the multi-level charge pump circuit 56 is eliminated. As a result, the threshold detector and control circuit 132G, of FIG. 3G, does not use either a first boost level threshold 128 or a second boost level threshold parameter 130. Also, as discussed above, the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40, depicted in FIG. 3G, may be provided by the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, or, in the case where an open loop assist circuit is included in the parallel amplifier circuit 14C of FIG. 18C, the sum of the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, and the open loop assist circuit output current estimate, IASSIST—SENSE.
One embodiment of the threshold detector and control circuit 132G of FIG. 3G is further depicted in FIG. 4G. The threshold detector and control circuit 132G may be functionally similar to the threshold detector and control circuit 132C, depicted in FIG. 4C, except the circuitry associated with the multi-level charge pump circuit 56 is eliminated. As a result, the logic circuit 148G is configured to operate as a buck converter based upon the magnitude of the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, relative to the shunt level threshold 124 and the series level threshold 126. In addition, unlike the threshold detector and control circuit 132C, depicted in FIG. 4C, the state machine used to control the logic circuit 148G may be simplified. As an example, FIG. 5G depicts an example embodiment of a state machine of the logic circuit 148G.
Illustratively, the state machine of the logic circuit 148G may include a shunt output mode 188G and a series output mode 190G. In the shunt output mode 188G, the logic circuit 148G, depicted in FIG. 4G, configures the series switch control output 162 such that the series switch 70, depicted in FIG. 3G, is in an open state (not conducting). The logic circuit 148G also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). As a result, the switching voltage output 26 of FIG. 3G is configured to provide a switching voltage, VSW, substantially equal to ground. In response to assertion of the series level indication 152C, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is greater than or equal to the series level threshold 126, the logic circuit 148A configures the state machine to transition to the series output mode 190G. Otherwise the state machine remains in the shunt output mode 188G.
In the series output mode 190G, the logic circuit 148G configures the series switch control output 162 such that the shunt switch 70 is in a closed state (conducting). The logic circuit 148G also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). As a result, the switching voltage output 26, depicted in FIG. 3G, is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT. In response to de-assertion of the shunt level indication 150C, depicted in FIG. 4G, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—COMP′, is less than the shunt level threshold 124, the logic circuit 148G configures the first state machine to transition to the shunt output mode 188G, as depicted in FIG. 5G.
While FIGS. 3G and 4G do not depict the presence of an FLL circuit being used in combination with the switcher control circuit 52G, an embodiment of the FLL circuit may be provided for use in the buck converter in order to provide an FLL system clock 280 to either the switcher control circuit 52G or the clock management system of the pseudo-envelope follower power management system.
Another embodiment of the switcher control circuit 259 is depicted in FIG. 3H as switcher control circuit 52H. The switcher control circuit 52H may be functionally similar to the switcher control circuit 52D, depicted in FIG. 3D, except the circuitry associated with the multi-level charge pump circuit 56 is eliminated. Like the switcher control circuit 52D of FIG. 3D, the switcher control circuit 259H provides a series switch control signal 66 and a shunt switch control signal 68 to the switching circuit 58. As a result, the threshold detector and control circuit 132H, of FIG. 3H, does not use either a first boost level threshold 128 or a second boost level threshold parameter 130. Also, as discussed above, the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40, depicted in FIG. 3H, may be provided by the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, or, in the case where an open loop assist circuit is included in the parallel amplifier circuit 14C of FIG. 18C, the sum of the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, and the open loop assist circuit output current estimate, IASSIST—SENSE.
One embodiment of the threshold detector and control circuit 132H of FIG. 3H is further depicted in FIG. 4H. The threshold detector and control circuit 132H may be functionally similar to the threshold detector and control circuit 132D, depicted in FIG. 4D, except the circuitry associated with the multi-level charge pump circuit 56 is eliminated. As a result, the logic circuit 148H is configured to operate as a buck converter based upon the magnitude of the compensated parallel amplifier circuit output current estimate, IPAWA—COMP, relative to the shunt level threshold 124 and the series level threshold 126. In addition, unlike the threshold detector and control circuit 132C, depicted in FIG. 4D, the state machine used to control the logic circuit 148D may be simplified. As an example, FIG. 5G depicts an example embodiment of a state machine of the logic circuit 148H.
Illustratively, the state machine of the logic circuit 148H may include a shunt output mode 188H and a series output mode 190H. In the shunt output mode 188H, the logic circuit 148H, depicted in FIG. 4H, configures the series switch control output 162 such that the series switch 70, depicted in FIG. 3H, is in an open state (not conducting). The logic circuit 148H also configures the shunt switch control output 164 such that the shunt switch 72 is in a closed state (conducting). As a result, the switching voltage output 26 of FIG. 3H is configured to provide a switching voltage, VSW, substantially equal to ground. In response to assertion of the series level indication 152A, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is greater than or equal to the series level threshold 126, the logic circuit 148G configures the state machine to transition to the series output mode 190G. Otherwise the state machine remains in the shunt output mode 188G.
In the series output mode 190H, the logic circuit 148H configures the series switch control output 162 such that the shunt switch 70 is in a closed state (conducting). The logic circuit 148H also configures the shunt switch control output 164 such that the shunt switch 72 is in an open state (not conducting). As a result, the switching voltage output 26, depicted in FIG. 3H, is configured to provide a switching voltage, VSW, substantially equal to the direct current (DC) voltage, VBAT. In response to de-assertion of the shunt level indication 150C, depicted in FIG. 4H, which indicates that the compensated parallel amplifier circuit output current estimate, IPAWA—OUT—EST, is less than the shunt level threshold 124, the logic circuit 148H configures the first state machine to transition to the shunt output mode 188H, as depicted in FIG. 5H.
While FIGS. 3H and 4H do not depict the presence of an FLL circuit being used in combination with the switcher control circuit 52H, an embodiment of the FLL circuit may be provided for use in the buck converter in order to provide an FLL system clock 280 to either the switcher control circuit 52G or the clock management system of the pseudo-envelope follower power management system.
FIG. 18D depicts a pseudo-envelope follower power management system 10F that is similar to the pseudo-envelope follower power management system 10E of FIG. 18B. Similar to the pseudo-envelop follower power management system 10E of FIG. 18B, the pseudo-envelop follower power management system 10F includes the parallel amplifier circuit 14D having the VOFFSET Loop Circuit 41B. The various embodiments of the parallel amplifier circuit 14D, associated parallel amplifier 35, and the VOFFSET Loop Circuit 41B are described in detail relative to the pseudo-envelop follower power management system 10E of FIG. 18B, and are therefore not repeated here.
However, unlike the pseudo-envelope follower power management system 10E of FIG. 18B, the multi-level charge pump buck converter 12C is replaced by a buck converter 13B. In addition, because the buck converter 13B does not include the multi-level charge pump buck converter 12C, the parallel amplifier power source selection circuit 272 is eliminated and the μC charge pump output of the μC charge pump circuit 262 is directly coupled to the parallel amplifier circuit 14D in order to provide the parallel amplifier supply voltage, VSUPPLY—PARA—AMP, to the parallel amplifier 35.
In addition, as discussed relative to the pseudo-envelope follower power management system 10D of FIG. 18C, because the buck converter 13A does not include the a first time constant, Tau0, and a second time constant, Tau1.
FIG. 18A further depicts an embodiment of a VOFFSET Load Circuit 41A configured to provide a threshold offset current, ITHRESHOLD—OFFSET, 42, to the switcher control circuit 52 of the multi-level charge pump buck converter 12C, the parallel amplifier power source selection circuit 272 is eliminated and the μC charge pump output of the μC charge pump circuit 262 is directly coupled to the parallel amplifier circuit 14D in order to provide the parallel amplifier supply voltage, VSUPPLY—PARA—AMP to the parallel amplifier 35. In addition, switcher control circuit 259 is further configured to receive the threshold offset signal, ITHRESHOLD—OFFSET, 42 from the VOFFSET loop circuit 41A.
Also, as discussed relative to the pseudo-envelope follower power management system 10D of FIG. 18C, although the embodiment of the pseudo-envelop follower power management system 10F depicted in FIG. 18D only depicts the switcher control circuit 259 receiving the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, this is by example and not by limitations. Some embodiments of the parallel amplifier circuit 14D of FIG. 18D may further include an open loop assist circuit 39, as depicted in FIGS. 2A-B. Accordingly, in those cases where an open loop assist circuit is included in the parallel amplifier circuit 14D, the scaled parallel amplifier output current estimate, IPARA—AMP—SENSE, is combined with the open loop assist circuit output current estimate, IASSIST—SENSE, (depicted in FIGS. 2A-B), to form the parallel amplifier circuit output current estimate, IPAWA—OUT—EST, 40, that may be provided as a feedback signal to the switcher control circuit 259.
The operation of the buck converter 13A and the switcher control circuit 259 are described relative to the pseudo-envelope follower power management system 10D of FIG. 18C. Accordingly, a detailed description of the operation of the buck converter 13A are omitted from the description of the pseudo-envelope follower power management system 10F of FIG. 18D.
The μC charge pump circuit 262, depicted in FIGS. 18A-D, will now be discussed. FIG. 19A depicts an embodiment of the μC charge pump circuit 262 of FIGS. 18A-D as a μC charge pump circuit 262A. The μC charge pump circuit 262A may be configured to generate a μC charge pump output voltage, VμC—OUT, at the μC charge pump output based upon an operational mode of the μC charge pump circuit 262A. The μC charge pump circuit 262A may include four operational modes. The μC charge pump output voltage, VμC—OUT, generated at the μC charge pump output may be based on an operational ratio of the μC charge pump, μBBRATIO. As an example, the μC charge pump circuit 262A may include four operational modes: OFF mode, 1×VBAT mode, 4/3×VBAT mode, and 3/2×VBAT mode, where each operational mode corresponds to a particular operational ratio of the μC charge pump, μBBRATIO. Table 1 shows, in tabulated form, the relationships between the operational modes of the μC charge pump circuit 262A, the operational ratio of the μC charge pump, μBBRATIO, and the μC charge pump output voltage, VμC—OUT, substantially generated at the μC charge pump output.









TABLE 1






OPERATIONAL
μC CHARGE PUMP



RATIO OF μC
OUTPUT VOLTAGE,


MODE OF
CHARGE
(VμC—OUT), GENERATED


OPERAATION OF μC
PUMP,
AT μC CHARGE


CHARGE PUMP
(μBBRATIO)
PUMP OUTPUT







OFF Mode
OFF
FLOATING


1 × VBAT Mode
1
1 × VBAT


4/3 × VBAT Mode
4/3
4/3 × VBAT


3/2 × VBAT Mode
3/2
3/2 × VBAT









When the μC charge pump circuit 262A is configured to operate in the OFF mode, the μC charge pump circuit 262A is disabled and the μC charge pump output floats. When the μC charge pump circuit 262A is configured to operate in the 1×VBAT mode, the μC charge pump circuit 262A is configured to generate a μC charge pump output voltage, VμC—OUT, substantially equal to the supply input 24 (VBAT). When the μC charge pump circuit 262A is configured to operate in the 4/3×VBAT mode, the μC charge pump circuit 262A is configured to generate a μC charge pump output voltage, VμC—OUT, substantially equal to the 4/3×VBAT. When the μC charge pump circuit 262A is configured to operate in the 3/2×VBAT mode, the μC charge pump circuit 262A is configured to generate a μC charge pump output voltage, VμC—OUT, substantially equal to 3/2×VBAT.
The μC charge pump circuit 262A may include a μC charge pump control circuit 316A, a first flying capacitor 318 having a first terminal 318A and a second terminal 318B, a second flying capacitor 320 having a first terminal 320A, a second terminal, 320B and a plurality of switches 322, 324, 326, 328, 330, 332, 334, 336, and 338. Each of the plurality of switches 322, 324, 326, 328, 330, 332, 334, 336, and 338 may be a solid state based switch implemented with field effect transistors, insulator-on-semiconductor based transistors, or bipolar based transistors, or a combination thereof. Each of the plurality of switches 322, 324, 326, 328, 330, 332, 334, 336, and 338 may be a solid state transmission gate. As another example, each of the plurality of switches 322, 324, 326, 328, 330, 332, 334, 336, and 338 may be based on a GaN process. Alternatively, each of the plurality of switches 322, 324, 326, 328, 330, 332, 334, 336, and 338 may be micro-electromechanical systems (MEMS) contact type switches.
The plurality of switches 322, 324, 326, 328, 330, 332, 334, 336, and 338 may include a first switch 322, (SW 1), a second switch 324, (SW 2), a third switch 326, (SW 3), a fourth switch 328, (SW 4), a fifth switch 330, (SW 5), a sixth switch 332, (SW 6), a seventh switch 334, (SW 7), an eighth switch 336, (SW 8), and a ninth switch 338, (SW 9). The first switch 322 may be coupled between the first terminal 320A of the second flying capacitor 320 and the supply input 24 (VBAT). The first switch 322, (SW 1), may include a first switch control input configured to receive a first switch control signal 340 from the μC charge pump control circuit 316A, where the first switch control signal 340 operably opens and closes the first switch 322, (SW 1), based upon the operational mode of the μC charge pump circuit 262A. The second switch 324, (SW 2), may include a second switch control input configured to receive a second switch control signal 342 from the μC charge pump control circuit 316A, where the second switch control signal 342 operably opens and closes the second switch 324, (SW 2), based upon the operational mode of the μC charge pump circuit 262A. The second switch 324, (SW 2), may be coupled between the supply input 24, (VBAT), and the second terminal 320B of the second flying capacitor 320. The third switch 326, (SW 3), may include a third switch control input configured to receive a third switch control signal 344 from the μC charge pump control circuit 316A, where the third switch control signal 344 operably opens and closes the third switch 326, (SW 3), based upon the operational mode of the μC charge pump circuit 262A. The third switch 326, (SW 3), may be coupled between the second terminal 320B of the second flying capacitor 320 and ground. The fourth switch 328, (SW 4), may include a fourth switch control input configured to receive a fourth switch control signal 346 from the μC charge pump control circuit 316A, where the fourth switch control signal 346 operably opens and closes the fourth switch 328, (SW 4), based upon the operational mode of the μC charge pump circuit 262A. The fourth switch 328, (SW 4), may be coupled between the first terminal 320A of the second flying capacitor 320 and second terminal 318B of the first flying capacitor 318. The fifth switch 330, (SW 5), may include a fifth switch control input configured to receive a fifth switch control signal 348 from the μC charge pump control circuit 316A, where the fifth switch control signal 348 operably opens and closes the fifth switch 330, (SW 5), based upon the operational mode of the μC charge pump circuit 262A. The fifth switch 330, (SW 5), may be coupled between the second terminal 318B of the first flying capacitor 318 and second terminal 320B of the second flying capacitor 320. The sixth switch 332, (SW 6), may include a sixth switch control input configured to receive a sixth switch control signal 350 from the μC charge pump control circuit 316A, where the sixth switch control signal 350 operably opens and closes the sixth switch 332, (SW 6), based upon the operational mode of the μC charge pump circuit 262A. The sixth switch 332, (SW 6), may be coupled between the first terminal 318A of the first flying capacitor 318 and first terminal 320A of the second flying capacitor 320. The seventh switch 334, (SW 7), may include a seventh switch control input configured to receive a seventh switch control signal 352 from the μC charge pump control circuit 316A, where the seventh switch control signal 352 operably opens and closes the seventh switch 334 based upon the operational mode of the μC charge pump circuit 262A. The seventh switch 334, (SW 7), may be coupled between the second terminal 318B of the first flying capacitor 318 and ground. The eighth switch 336, (SW 8), may include an eighth switch control input configured to receive an eighth switch control signal 354 from the μC charge pump control circuit 316A, where the eighth switch control signal 354 operably opens and closes the eighth switch 336, (SW 8), based upon the operational mode of the μC charge pump circuit 262A. The eighth switch 336, (SW 8), may be coupled between the second terminal 318B of the first flying capacitor 318 and the supply input 24, (VBAT). The ninth switch 338, (SW 9), may include a ninth switch control input configured to receive a ninth switch control signal 356 from the μC charge pump control circuit 316A, where the ninth switch control signal 356 operably opens and closes the ninth switch 338, (SW 9), based upon the operational mode of the μC charge pump circuit 262A. The ninth switch 338, (SW 9), may be coupled between the first terminal 318A of the first flying capacitor 318 and the supply input 24, (VBAT).
The μC charge pump control circuit 316A may be configured to couple to a μC charge pump clock 276 and a μC charge pump control bus 278. The μC charge pump control bus 278 may be used to configure the μC charge pump circuit 262A to operate in one of the four operational modes by setting an operational ratio of the μC charge pump, μBBRATIO, of the μC charge pump circuit 262A, where the parameter corresponding to a selection of the operational ratio of the μC charge pump, μBBRATIO, may be stored locally in the μC charge pump control circuit 216A. In addition, the μC charge pump control circuit 316A may use the μC charge pump clock 276 to operably switch between phases of operation of the μC charge pump circuit 262A. The switch state (open or closed) of each of the first switch 322, (SW 1), the second switch 324, (SW 2), the third switch 326, (SW 3), the fourth switch 328, (SW 4), the fifth switch 330, (SW 5), the sixth switch 332, (SW 6), the seventh switch 334, (SW 7), the eighth switch 336, (SW 8), and the ninth switch 338, (SW 9), may be changed depending upon the phase of operation of the μC charge pump circuit 262A. The relationship between the operational ratio of the μC charge pump, μBBRATIO, the phase of operation of the μC charge pump circuit 262A, and the switch state of the first switch 322, (SW 1), the second switch 324, (SW 2), the third switch 326, (SW 3), the fourth switch 328, (SW 4), the fifth switch 330, (SW 5), the sixth switch 332, (SW 6), the seventh switch 334, (SW 7), the eighth switch 336, (SW 8), and the ninth switch 338, (SW 9), is shown in TABLE 2.










TABLE 2









OPERATIONAL RATIO OF




μC CHARGE PUMP, (μBBRATIO)













SWITCHES
OFF
1
4/3
3/2







SW 1
OPEN
OPEN
PHASE 1
OPEN



SW 2
OPEN
OPEN
PHASE 2
PHASE 1



SW 3
OPEN
OPEN
PHASE 3
PHASE 2



SW 4
OPEN
OPEN
PHASE 3
PHASE 2



SW 5
OPEN
OPEN
PHASE 1
PHASE 1



SW 6
OPEN
OPEN
PHASE 2
OPEN



SW 7
OPEN
OPEN
OPEN
OPEN



SW 8
OPEN
OPEN
OPEN
PHASE 1



SW 9
OPEN
PHASE 1
OPEN
OPEN










As used in TABLE 2, “PHASE 1” indicates the switch state (open or closed) of the identified switch is closed during a first phase of operation of the μC charge pump circuit 262A. “PHASE 2” indicates that the switch state (open or closed) of the identified switch is closed during a second phase of operation of the μC charge pump circuit 262A. “PHASE 3” indicates the switch state (open or closed) of the identified switch is closed during a third phase of operation of the μC charge pump circuit 262A. “OPEN” indicates the switch state (open or closed) of the identified switch is open during all the phases of operation of the μC charge pump circuit 262A.
As an example, the μC charge pump circuit 262A may be configured to operate in the OFF mode by setting the operational ratio of the μC charge pump, μBBRATIO, to OFF. When the operational ratio of the μC charge pump, μBBRATIO, is set to OFF, the first switch 322, (SW 1), is configured to be open, the second switch 324, (SW 2), is configured to be open, the third switch 326, (SW 3), is configured to be open, the fourth switch 328, (SW 4), is configured to be open, the fifth switch 330, (SW 5), is configured to be open, the sixth switch 332, (SW 6), is configured to be open, the seventh switch 334, (SW 7), is configured to be open, the eighth switch 336, (SW 8), is configured to be open, and the ninth switch 338, (SW 9), is configured to be open at all times. Accordingly, the μC charge pump output voltage, VμC—OUT, at the μC charge pump output floats with respect to ground when the μC charge pump circuit 262A is configured to operate in the OFF mode.
The μC charge pump circuit 262A may be configured to operate in the 4/3×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 4/3. When the operational ratio of the μC charge pump, μBBRATIO, is set to 4/3, the μC charge pump circuit 262A may operate in a first phase, (PHASE 1), a second phase, (PHASE 2), and a third phase, (PHASE 3), dependent upon the μC charge pump clock 276. FIG. 20A depicts an example of the “effective” operation of the μC charge pump circuit 262A when the μC charge pump circuit 262A is configured to operate in either the first phase, (PHASE 1), the second phase, (PHASE 2), and the third phase, (PHASE 3). As depicted in FIG. 20A, some embodiments of the μC charge pump circuit 262A may include a μC charge pump output capacitor 357, CμC—OUT, coupled to the μC charge pump output. In some phases of operation, the μC charge pump output capacitor 357, CμC—OUT, may store charge transferred from supply voltage 24, (VBAT), to the μC charge pump output. In other phases of operation, the μC charge pump output capacitor 357, CμC—OUT, may source previously transferred charge to the μC charge pump output.
As depicted in FIG. 20A, during the first phase of operation, (PHASE 1), of the μC charge pump circuit 262A, when the μC charge pump circuit 262A is configured to operate in the 4/3×VBAT mode, the switches of the μC charge pump circuit 262A are configured to couple the first terminal 318A of the first flying capacitor 318 to the supply voltage 24, (VBAT), the second terminal 318B of the first flying capacitor 318 to the second terminal 320B of the second flying capacitor 320, and the first terminal 320A of the second flying capacitor 320 to the μC charge pump output. As a result, during the first phase of operation, (PHASE 1), of the μC charge pump circuit 262A, the μC charge pump circuit 262A delivers charge to the μC charge pump output capacitor 357, CμC—OUT,
As depicted in FIG. 20B, during the second phase of operation, (PHASE 2), of the μC charge pump circuit 262A, when the μC charge pump circuit 262A is configured to operate in the 4/3×VBAT mode, the switches of the μC charge pump circuit 262A are configured to couple the second terminal 320B of the second flying capacitor 320 to the supply voltage 24, (VBAT), the first terminal 320A of the second flying capacitor 320 to the first terminal 318A of the first flying capacitor 318 and the μC charge pump output, and decouple the second terminal 318B of the first flying capacitor 318 such that to the second terminal 318B of the first flying capacitor 318 floats relative to ground. As a result, during the second phase of operation, (PHASE 2), of the μC charge pump circuit 262A, the μC charge pump circuit 262A delivers charge to the μC charge pump output capacitor 357, CμC—OUT.
As depicted in FIG. 20C, during the third phase of operation, (PHASE 3), of the μC charge pump circuit 262A, when the μC charge pump circuit 262A is configured to operate in the 1×VBAT mode, the switches of the μC charge pump circuit 262A are configured to couple the first terminal 320A of the second flying capacitor 320 to the supply voltage 24, (VBAT), the second terminal 320B of the second flying capacitor 320 to the first terminal 318A of the first flying capacitor 318, and the second terminal 318B of the first flying capacitor 318 to ground. In addition, during the third phase of operation, (PHASE 3), of the μC charge pump circuit 262A, the μC charge pump output is decoupled from the first flying capacitor 318, the second flying capacitor, and the supply voltage 24, (VBAT), such that the charge previously stored in the μC charge pump output capacitor 357, CμC—OUT, sources current to the μC charge pump output.
Accordingly, returning to TABLE 2, when the μC charge pump circuit 262A is configured to operate in the 4/3×VBAT mode, the first switch 322, (SW 1), is configured to be closed during the first phase of operation, (PHASE 1), the second switch 324, (SW 2), is configured to be closed during the second phase of operation, (PHASE 2), the third switch 326, (SW 3), is configured to be closed during the third phase of operation, (PHASE 3), the fourth switch 328, (SW 4), is configured to be closed during the third phase of operation, (PHASE 3), the fifth switch 330, (SW 5), is configured to be closed during the first phase of operation, (PHASE 1), and the sixth switch 332, (SW 6), is configured to be closed during the second phase of operation, (PHASE 2) of the μC charge pump circuit 262A. Otherwise, the μC charge pump control circuit 316A configures the first switch 322, (SW 1), the second switch 324, (SW 2), the third switch 326, (SW 3), the fourth switch 328, (SW 4), the fifth switch 330, (SW 5), the sixth switch 332, (SW 6), the seventh switch 334, (SW 7), the eighth switch 336, (SW 8), and the ninth switch 338, (SW 9), to be open. As a result, the μC charge pump output provides a μC charge pump output voltage, VμC—OUT, substantially equal to 4/3×VBAT.
As another example of the operation of the μC charge pump circuit 262A depicted in FIG. 19A, the μC charge pump circuit 262A may be configured to operate in the 3/2×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 3/2. When the operational ratio of the μC charge pump, μBBRATIO, is set to 3/2, the μC charge pump circuit 262A may operate in a first phase of operation, (PHASE 1) and a second phase of operation, (PHASE 2) dependent upon the μC charge pump clock 276. Similar to FIGS. 20A-C, FIGS. 21A-B depict the “effective” circuit topology of the μC charge pump circuit 262A during the first phase of operation, (PHASE 1) and a second phase of operation, (PHASE 2).
Accordingly, returning to TABLE 2, when the μC charge pump circuit 262A is configured to operate in the 3/2×VBAT mode, the second switch 324, (SW 2), is configured to be closed during the first phase of operation, (PHASE 1), the third switch 326, (SW 3), is configured to be closed during the second phase of operation, (PHASE 3), the fourth switch 328, (SW 4), is configured to be closed during the second phase of operation, (PHASE 2), the fifth switch 330, (SW 5), is configured to be closed during the first phase of operation, (PHASE 1), and the eighth switch 336, (SW 8), is configured to be closed during the first phase of operation, (PHASE 1) of the μC charge pump circuit 262A. Otherwise, the μC charge pump control circuit 316B configures the first switch 322, (SW 1), the second switch 324, (SW 2), the third switch 326, (SW 3), the fourth switch 328, (SW 4), the fifth switch 330, (SW 5), the sixth switch 332, (SW 6), the seventh switch 334, (SW 7), the eighth switch 336, (SW 8), and the ninth switch 338, (SW 9), to be open. As a result, the μC charge pump output provides a μC charge pump output voltage, VμC—OUT, substantially equal to 3/2×VBAT.
The μC charge pump circuit 262A may also be configured to operate in the 1×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 1. When the operational ratio of the μC charge pump, μBBRATIO, is set to 1, the μC charge pump circuit 262A has one phase of operation, PHASE 1. FIG. 20C depicts the “effective” circuit topology of the μC charge pump circuit 262A during the first phase of operation, (PHASE 1) when the μC charge pump circuit 262A is configured to operate in the 1×VBAT mode. As a result, shown in TABLE 2, the switch state of the first switch 322, (SW 1), the second switch 324, (SW 2), the third switch 326, (SW 3), the fourth switch 328, (SW 4), the fifth switch 330, (SW 5), the sixth switch 332, (SW 6), the seventh switch 334, (SW 7), the eighth switch 336, (SW 8), and the ninth switch 338, (SW 9), do not change over time. Accordingly, when the μC charge pump circuit 262A configured to operate in the 1×VBAT mode, the first switch 322, (SW 1), is configured to be open, the second switch 324, (SW 2), is configured to be open, the third switch 326, (SW 3), is configured to be open, the fourth switch 328, (SW 4), is configured to be open, the fifth switch 330, (SW 5), is configured to be open, the sixth switch 332, (SW 6), is configured to be open, the seventh switch 334, (SW 7), is configured to be open, the eighth switch 336, (SW 8), is configured to be open, and the ninth switch 338, (SW 9), is configured to be closed at all times. As a result, the μC charge pump output generates a μC charge pump output voltage, VμC—OUT, substantially equal to 1×VBAT because closing the ninth switch 338, (SW 9), couples the supply voltage 24, (VBAT), to the μC charge pump output.
FIG. 19B depicts another example embodiment of the μC charge pump circuit 262 of FIGS. 18A-D as a μC charge pump circuit 262B. Similar to the μC charge pump circuit 262A of FIG. 19A, the μC charge pump circuit 262B may be configured to generate a μC charge pump output voltage, VμC—OUT, at the μC charge pump output based upon an operational mode of the μC charge pump circuit 262B. However, unlike the μC charge pump circuit 262A, the μC charge pump circuit 262B may be configured to either “boost” or “buck” the supply voltage 24, (VBAT) to generate the μC charge pump output voltage, VμC—OUT, at the μC charge pump output. As an example, the operational modes of the μC charge pump circuit 262B may include an OFF mode, a 1/4×VBAT mode, 1/3×VBAT mode, a 1/2×VBAT mode, a 2/3×VBAT mode, 1×VBAT mode, a 4/3×VBAT mode, and a 3/2×VBAT mode, where each of the operational modes of the μC charge pump circuit 262B corresponds to a particular operational ratio of the μC charge pump, μBBRATIO. Table 3 shows, in tabulated form, the relationships between the operational modes of the μC charge pump circuit 262B, the operational ratio of the μC charge pump, μBBRATIO, and the μC charge pump output voltage, VμC—OUT, substantially generated at the μC charge pump output.









TABLE 3






OPERATIONAL
μC CHARGE PUMP



RATIO OF μC
OUTPUT VOLTAGE,


OPERATIONAL
CHARGE
(VμC—OUT), GENERATED


MODE OF μC
PUMP,
AT μC CHARGE


CHARGE PUMP
(μBBRATIO)
PUMP OUTPUT







OFF Mode
OFF
FLOATING


1/4 × VBAT Mode
1/4
1/4 × VBAT


1/3 × VBAT Mode
1/3
1/3 × VBAT


1/2 × VBAT Mode
1/2
1/2 × VBAT


2/3 × VBAT Mode
2/3
2/3 × VBAT


1 × VBAT Mode
1
1 × VBAT


4/3 × VBAT Mode
4/3
4/3 × VBAT


3/2 × VBAT Mode
3/2
3/2 × VBAT









The operational modes of the μC charge pump circuit 262B are now described. As an example, when the μC charge pump circuit 262B is configured to operate in the OFF mode, the μC charge pump circuit 262B is disabled and the μC charge pump output floats. When the μC charge pump circuit 262B is configured to operate in the 1/4×VBAT mode, the μC charge pump circuit 262B is configured to generate a μC charge pump output voltage, VμC—OUT) substantially equal to 1/4× the supply input 24 (VBAT). When the μC charge pump circuit 262B is configured to operate in the 1/3×VBAT mode, the μC charge pump circuit 262B is configured to generate an μC charge pump output voltage, VμC—OUT, substantially equal to 1/3×VBAT. When the μC charge pump circuit 262B is configured to operate in the 1/2×VBAT mode, the μC charge pump circuit 262B is configured to generate a μC charge pump output voltage, VμC—OUT) substantially equal to 1/2×VBAT. When the μC charge pump circuit 262B is configured to operate in the 2/3×VBAT mode, the μC charge pump circuit 262B is configured to generate an μC charge pump output voltage, VμC—OUT, substantially equal to 2/3×VBAT. When the μC charge pump circuit 262B is configured to operate in the 1×VBAT mode, the μC charge pump circuit 262B is configured to generate an μC charge pump output voltage, VμC—OUT, substantially equal to 1×VBAT. When the μC charge pump circuit 262B is configured to operate in the 4/3×VBAT mode, the μC charge pump circuit 262B is configured to generate an μC charge pump output voltage, VμC—OUT, substantially equal to 4/3×VBAT. And, when the μC charge pump circuit 262B is configured to operate in the 3/2×VBAT mode, the μC charge pump circuit 262B is configured to generate a μC charge pump output voltage, VμC—OUT, substantially equal to 3/2×VBAT.
The μC charge pump circuit 262B may include a μC charge pump control circuit 316B, a first flying capacitor 358 having a first terminal 358A and a second terminal 358B, a second flying capacitor 360 having a first terminal 360A and a second terminal 360B, a first switch 362, (SW 1), a second switch 364, (SW 2), a third switch 366, (SW 3), a fourth switch 368, (SW 4), a fifth switch 370, (SW 5), a sixth switch 372, (SW 6), a seventh switch 374, (SW 7), an eighth switch 376, (SW 8), a ninth switch 378, (SW 9), a tenth switch 380, (SW 10), an eleventh switch 382, (SW 11), a twelfth switch 384, (SW 12), and a thirteenth switch 386, (SW 13). Each of the plurality of switches of the μC charge pump circuit 262B may be a solid state based switch implemented with field effect transistors, insulator-on-semiconductor based transistors, or bipolar based transistors, or a combination thereof. Each of the plurality of switches of the μC charge pump circuit 262B may be a solid state transmission gate. As another example, each of the plurality of switches of the μC charge pump circuit 262B may be based on a GaN process. Alternatively, each of the plurality of switches of the μC charge pump circuit 262B may be micro-electromechanical systems (MEMS) contact type switches.
As depicted in FIG. 19B, the first switch 362, (SW 1), may be coupled between the first terminal 358A of the first flying capacitor 358 and the supply input 24 (VBAT). The first switch 362, (SW 1), may include a first switch control input configured to receive a first switch control signal 388 from the μC charge pump control circuit 316B, where the first switch control signal 388 operably opens and closes the first switch 362, (SW 1), based upon the operational mode of the μC charge pump circuit 262B. The first switch 362, (SW 1), may be coupled between the supply input 24, (VBAT), and the first terminal 358A of the first flying capacitor 358. The second switch 364, (SW 2), may include a second switch control input configured to receive a second switch control signal 390 from the μC charge pump control circuit 316B, where the second switch control signal 390 operably opens and closes the second switch 364, (SW 2), based upon the operational mode of the μC charge pump circuit 262B. The second switch 364, (SW 2), may be coupled between the first terminal 358A of the first flying capacitor 358 and the μC charge pump output. The third switch 366, (SW 3), may include a third switch control input configured to receive a third switch control signal 392 from the μC charge pump control circuit 316B, where the third switch control signal 392 operably opens and closes the third switch 366, (SW 3), based upon the operational mode of the μC charge pump circuit 262B. The third switch 366, (SW 3), may be coupled between the second terminal 358B of the first flying capacitor 358 and ground. The fourth switch 368, (SW 4), may include a fourth switch control input configured to receive a fourth switch control signal 394 from the μC charge pump control circuit 316BA, where the fourth switch control signal 394 operably opens and closes the fourth switch 368, (SW 4), based upon the operational mode of the μC charge pump circuit 262B. The fourth switch 368, (SW 4), may be coupled between the second terminal 358B of the first flying capacitor 358 and the μC charge pump output. The fifth switch 370, (SW 5), may include a fifth switch control input configured to receive a fifth switch control signal 396 from the μC charge pump control circuit 316B, where the fifth switch control signal 396 operably opens and closes the fifth switch 370, (SW 5), based upon the operational mode of the μC charge pump circuit 262B. The fifth switch 370, (SW 5), may be coupled between the second terminal 358B of the first flying capacitor 358 and first terminal 360A of the second flying capacitor 360. The sixth switch 372, (SW 6), may include a sixth switch control input configured to receive a sixth switch control signal 398 from the μC charge pump control circuit 316B, where the sixth switch control signal 398 operably opens and closes the sixth switch 372, (SW 6), based upon the operational mode of the μC charge pump circuit 262B. The sixth switch 372, (SW 6), may be coupled between the first terminal 360A of the second flying capacitor 360 and the supply input 24, (VBAT). The seventh switch 374, (SW 7), may include a seventh switch control input configured to receive a seventh switch control signal 400 from the μC charge pump control circuit 316B, where the seventh switch control signal 400 operably opens and closes the seventh switch 374, (SW 7), based upon the operational mode of the μC charge pump circuit 262B. The seventh switch 374, (SW 7), may be coupled between the first terminal 360A of the second flying capacitor 380 and the μC charge pump output. The eighth switch 376, (SW 8), may include an eighth switch control input configured to receive an eighth switch control signal 402 from the μC charge pump control circuit 316B, where the eighth switch control signal 402 operably opens and closes the eighth switch 376, (SW 8), based upon the operational mode of the μC charge pump circuit 262B. The eighth switch 376, (SW 8), may be coupled between the second terminal 360B of the second flying capacitor 360 and ground. The ninth switch 378, (SW 9), may include a ninth switch control input configured to receive a ninth switch control signal 404 from the μC charge pump control circuit 316B, where the ninth switch control signal 404 operably opens and closes the ninth switch 378, (SW 9), based upon the operational mode of the μC charge pump circuit 262B. The ninth switch 378, (SW 9), may be coupled between the second terminal 360B of the second flying capacitor 360 and the μC charge pump output. The tenth switch 380, (SW 10), may include a tenth switch control input configured to receive a tenth switch control signal 406 from the μC charge pump control circuit 316B, where the tenth switch control signal 406 operably opens and closes the tenth switch 380, (SW 10), based upon the operational mode of the μC charge pump circuit 262B. The tenth switch 380, (SW 10), may be coupled between the first terminal 358A of the first flying capacitor 358 and the first terminal 360A of the second flying capacitor 360. The eleventh switch 382, (SW 11), may include a eleventh switch control input configured to receive a eleventh switch control signal 408 from the μC charge pump control circuit 316B, where the eleventh switch control signal 408 operably opens and closes the eleventh switch 382, (SW 11), based upon the operational mode of the μC charge pump circuit 262B. The eleventh switch 382, (SW 11), may be coupled between the second terminal 358B of the first flying capacitor 358 and the supply input 24, (VBAT). The twelfth switch 384, (SW 12), may include a twelfth switch control input configured to receive a twelfth switch control signal 410 from the μC charge pump control circuit 316B, where the twelfth switch control signal 410 operably opens and closes the twelfth switch 384, (SW 12), based upon the operational mode of the μC charge pump circuit 262B. The twelfth switch 384, (SW 12), may be coupled between the second terminal 360B of the second flying capacitor 360 and the supply input 24, (VBAT). The thirteenth switch 386, (SW 13), may include a thirteenth switch control input configured to receive an thirteenth switch control signal 412 from the μC charge pump control circuit 316B, where the thirteenth switch control signal 412 operably opens and closes the thirteenth switch 386, (SW 13), based upon the operational mode of the μC charge pump circuit 262B. The thirteenth switch 386, (SW 13), may be coupled between the second terminal 358B of the first flying capacitor 358 and the second terminal 360B of the second flying capacitor 360. Although not depicted in FIG. 19B, some embodiments of the μC charge pump circuit 262B further include a μC charge pump output capacitor 357, CμC—OUT, coupled to the μC charge pump output in order to either store charge transferred from the supply voltage 24, (VBAT), to the μC charge pump output or may source previously transferred charge to the μC charge pump output, as previously described relative to the operation of the μC charge pump circuit 262A.
Similar to the μC charge pump circuit 262A, the μC charge pump circuit 262B may be configured to operate in a respective operational mode based upon selection of an operational ratio of the μC charge pump, μBBRATIO, that corresponds to the respective operational mode. Also, similar to TABLE 2, TABLE 4 provides the relationship between the operational ratio of the μC charge pump, μBBRATIO, the phase of operation, and the switch state (open or closed) of the first switch 362, (SW 1), the second switch 364, (SW 2), the third switch 366, (SW 3), the fourth switch 368, (SW 4), the fifth switch 370, (SW 5), the sixth switch 372, (SW 6), the seventh switch 374, (SW 7), the eighth switch 376, (SW 8), the ninth switch 378, (SW 9), the tenth switch 380, (SW 10), the eleventh switch 382, (SW 11), the twelfth switch 384, (SW 12), and the thirteenth switch 386, (SW 13).









TABLE 4









OPERATIONAL RATIO OF μC CHARGE PUMP, (μBBRATIO)















SWITCHES
OFF
1/4
1/3
1/2
2/3
1
4/3
3/2





SW 1
OPEN
PHASE 1
PHASE 1
PHASE 1
PHASE 1
PHASE 1
PHASE 1
PHASE 1








(CLOSED)


SW 2
OPEN
OPEN
PHASE 2
PHASE 2
PHASE 2
PHASE 1
PHASE 2
PHASE 2








(CLOSED)


SW 3
OPEN
PHASE 3
PHASE 2
PHASE 2
OPEN
OPEN
OPEN
OPEN


SW 4
OPEN
OPEN
OPEN
PHASE 1
PHASE 1
PHASE 1
OPEN
OPEN








(CLOSED)


SW 5
OPEN
PHASE 1
PHASE 1
OPEN
PHASE 2
OPEN
PHASE 1
PHASE 1


SW 6
OPEN
OPEN
OPEN
PHASE 1
PHASE 1
PHASE 1
PHASE 2
OPEN








(CLOSED)


SW 7
OPEN
PHASE 2
PHASE 2
PHASE 2
OPEN
PHASE 1
PHASE 3
PHASE 2








(CLOSED)


SW 8
OPEN
PHASE 2
PHASE 2
PHASE 2
PHASE 2
OPEN)
PHASE 1
PHASE 1


SW 9
OPEN
PHASE 1 &
PHASE 1
PHASE 1
PHASE 1
PHASE 1
OPEN
OPEN




PHASE 3



(CLOSED)


SW 10
OPEN
PHASE 3
OPEN
OPEN
OPEN
OPEN
OPEN
OPEN


SW 11
OPEN
OPEN
OPEN
OPEN
OPEN
PHASE 1
OPEN
PHASE 2








(CLOSED)


SW 12
OPEN
OPEN
OPEN
OPEN
OPEN
PHASE 1
PHASE 3
PHASE 2








(CLOSED)


SW 13
OPEN
OPEN
OPEN
OPEN
OPEN
OPEN
PHASE 2
OPEN









Similar to TABLE 2, in TABLE 4, “PHASE 1” indicates the switch state (open or closed) of the identified switch is closed during a first phase of operation of the μC charge pump circuit 262B. “PHASE 2” indicates the switch state (open or closed) of the identified switch is closed during a second phase of operation of the μC charge pump circuit 262B. “PHASE 3” indicates the switch state (open or closed) of the identified switch is closed during a third phase of operation of the μC charge pump circuit 262B. “OPEN” indicates the switch state (open or closed) of the identified switch is open during all the phases of operation of the μC charge pump circuit 262B.
Similar to the μC charge pump control circuit 316A, the controller 50, depicted in FIGS. 18A-D, may configure the μC charge pump control circuit 316B via the μC charge pump control bus 278 to operate in one of the operational modes, as shown in TABLE 3, by setting an operational ratio of the μC charge pump, μBBRATIO, of the μC charge pump circuit 262B. Also similar to the μC charge pump control circuit 316A, the μC charge pump control circuit 316B may store one or more parameters corresponding to a selection of the operational ratio of the μC charge pump, μBBRATIO, locally in the μC charge pump control circuit 316B.
As an example, similar to the μC charge pump circuit 262A, the μC charge pump circuit 262B may be configured to operate in the OFF mode by setting the operational ratio of the μC charge pump, μBBRATIO, to OFF. When the operational ratio of the μC charge pump, μBBRATIO, is set to OFF, the first switch 362, (SW 1), is configured to be open, second switch 364, (SW 2), is configured to be open, the third switch 366, (SW 3), is configured to be open, the fourth switch 368, (SW 4), is configured to be open, the fifth switch 370, (SW 5), is configured to be open, the sixth switch 372, (SW 6), is configured to be open, the seventh switch 374, (SW 7), is configured to be open, the eighth switch 376, (SW 8), is configured to be open, the ninth switch 378, (SW 9), is configured to be open, the tenth switch 380, (SW 10), is configured to be open, the eleventh switch 382, (SW 11), is configured to be open, the twelfth switch 384, (SW 12), is configured to be open, and the thirteenth switch 386, (SW 13), is configured to be open at all times. Accordingly, the μC charge pump output voltage, VμC—OUT, at the μC charge pump output floats with respect to ground when the μC charge pump circuit 262A is configured to operate in the OFF mode.
Also similar to the μC charge pump circuit 262A, the μC charge pump circuit 262B may be configured to operate in the 3/2×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 3/2. As indicated in Table 4, similar to the operation of the μC charge pump circuit 262A, when the operational ratio of the μC charge pump, μBBRATIO, is set to 3/2, the μC charge pump circuit 262B may operate in a first phase of operation, (PHASE 1) and a second phase of operation, (PHASE 2) dependent upon the μC charge pump clock 276.
Accordingly, as indicated by TABLE 4, when the μC charge pump circuit 262B is configured to operate in the 3/2×VBAT mode, the first switch 362, (SW 1), the fifth switch 370, (SW 5), and the eighth switch 376, (SW 8), are configured to be closed when the μC charge pump circuit 262B operates in a first phase of operation, (PHASE 1). In addition, the second switch 364, (SW 2), the seventh switch 374, (SW 7), the eleventh switch 382, (SW 11) and the twelfth switch 384, (SW 12), are configured to be closed when the μC charge pump circuit 262B operates in a second phase of operation, (PHASE 2). Otherwise, the first switch 362, (SW 1), the second switch 364, (SW 2), the third switch 366, (SW 3), the fourth switch 368, (SW 4), the fifth switch 370, (SW 5), the sixth switch 372, (SW 6), the seventh switch 374, (SW 7), the eighth switch 376, (SW 8), the ninth switch 378, (SW 9), the tenth switch 380, (SW 10), the eleventh switch 382, (SW 11), the twelfth switch 384, (SW 12), and the thirteenth switch 386, (SW 13), are configured to be open. As a result, the μC charge pump output provides a μC charge pump output voltage, VμC—OUT, substantially equal to 3/2×VBAT when the μC charge pump circuit 262B is configured to operate in the 3/2×VBAT mode.
Also similar to the μC charge pump circuit 262A, the μC charge pump circuit 262B may be configured to operate in the 4/3×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 4/3. As indicated in Table 4, similar to the operation of the μC charge pump circuit 262A, when the operational ratio of the μC charge pump, μBBRATIO, is set to 4/3, the μC charge pump circuit 262B may operate in a first phase of operation, (PHASE 1), a second phase of operation, (PHASE 2), and third phase of operation, (PHASE 3), dependent upon the μC charge pump clock 276.
Accordingly, as indicated by TABLE 4, when the μC charge pump circuit 262B is configured to operate in the 4/3×VBAT mode, the first switch 362, (SW 1), the fifth switch 370 (SW 5), and the eighth switch 376, (SW 8), are configured to be closed when the μC charge pump circuit 262B operates in a first phase of operation, (PHASE 1). In addition, the second switch 364 (SW 2), the sixth switch 372, (SW 6), and the thirteenth switch 386, (SW 13), are configured to be closed when the μC charge pump circuit 262B operates in a second phase of operation, (PHASE 2). Likewise, the seventh switch 374, (SW 7), and the twelfth switch 384, (SW 12), are configured to be closed when the μC charge pump circuit 262B operates in a third phase of operation, (PHASE 3). Otherwise, the first switch 362, (SW 1), the second switch 364, (SW 2), the third switch 366, (SW 3), the fourth switch 368, (SW 4), the fifth switch 370, (SW 5), the sixth switch 372, (SW 6), the seventh switch 374, (SW 7), the eighth switch 376, (SW 8), the ninth switch 378, (SW 9), the tenth switch 380, (SW 10), the eleventh switch 382, (SW 11), the twelfth switch 384, (SW 12), and the thirteenth switch 386, (SW 13), are configured to be open. As a result, the μC charge pump output provides a μC charge pump output voltage, VμC—OUT, substantially equal to 4/3×VBAT when the μC charge pump circuit 262B is configured to operate in the 4/3×VBAT mode.
Also similar the μC charge pump circuit 262A, the μC charge pump circuit 262B may be configured to operate in the 1×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 1. As indicated in Table 4, similar to the operation of the μC charge pump circuit 262A, when the operational ratio of the μC charge pump, μBBRATIO, is set to 1, the μC charge pump circuit 262B only operates in a first phase of operation, (PHASE 1) because the switches are statically switched into a configuration that provides a minimum impedance between the supply voltage 24, (VBAT), and the μC charge pump output. In other words, when the μC charge pump circuit 262B is configured to operate in the 1×VBAT mode, the switch states of the indicated switched remain in either an open state or a closed state and do not change over time. The minimum impedance is provided by selectively turning on various switches to form parallel paths between the supply voltage 24, (VBAT), and the μC charge pump output. Advantageously, the parallel paths lower the drop in voltage seen across the switches of the μC charge pump circuit 262B and reduce power consumption from the battery 20. However, for the sake of consistency with the other operational modes of the μC charge pump circuit 262B, the operation of the μC charge pump circuit 262B, the operation of the μC charge pump circuit 262B, when configured to operate in the 1×VBAT mode, is described as operating only in a first phase of operation (Phase 1).
Accordingly, as indicated by TABLE 4, when the μC charge pump circuit 262B is configured to operate in the 1×VBAT mode, the first switch 362, (SW 1), the second switch 264, (SW 2), the fourth switch 368, (SW 4), the sixth switch 372, (SW 6), the seventh switch 374, (SW 7), the ninth switch 378, (SW 9), the eleventh switch 382, (SW 11), and the twelfth switch 384, (SW 12), are configured to be closed. In addition, the third switch 366, (SW 3), the fifth switch 370, (SW 5), the eighth switch 376, (SW 8), the tenth switch 380, (SW 10), and the thirteenth switch 386, (SW 13), are configured to be open. As a result, the μC charge pump output provides a μC charge pump output voltage, VμC—OUT, substantially equal to 1×VBAT when the μC charge pump circuit 262B is configured to operate in the 1×VBAT mode.
Also similar the μC charge pump circuit 262A, the μC charge pump circuit 262B may be configured to operate in the OFF mode by setting the operational ratio of the μC charge pump, μBBRATIO, to OFF. When the μC charge pump circuit 262B is configured to operate in the OFF mode, the μC charge pump circuit 262B is disabled and the μC charge pump output floats. As indicated by TABLE 4, when the μC charge pump circuit 262B is configured to operate in the OFF mode, the first switch 362, (SW 1), the second switch 364, (SW 2), the third switch 366, (SW 3), the fourth switch 368, (SW 4), the fifth switch 370, (SW 5), the sixth switch 372, (SW 6), the seventh switch 374, (SW 7), the eighth switch 376, (SW 8), the ninth switch 378, (SW 9), the tenth switch 380, (SW 10), the eleventh switch 382, (SW 11), the twelfth switch 384, (SW 12), and the thirteenth switch 386, (SW 13), are configured to be open by the μC charge pump control circuit 316B. Accordingly, the μC charge pump output voltage, VμC—OUT, at the μC charge pump output floats with respect to ground when the μC charge pump circuit 262B is configured to operate in the OFF mode.
Unlike the μC charge pump circuit 262A, the μC charge pump circuit 262B may be configured to operate in a 1/4×VBAT mode, 1/3×VBAT mode, a 1/2×VBAT mode, a 2/3×VBAT mode,
The μC charge pump circuit 262B may be configured to operate in the 2/3×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 2/3. As indicated by TABLE 4, when the μC charge pump circuit 262B is configured to operate in the 2/3×VBAT mode, the first switch 362, (SW 1), the fourth switch 368, (SW 4), the sixth switch 372, (SW 6), and the ninth switch 378, (SW 9), are configured by the μC charge pump control circuit 316B to be closed when the μC charge pump circuit 262B operates in a first phase of operation, (PHASE 1). In addition, the μC charge pump control circuit 316B configures the second switch 364, (SW 2), the fifth switch 370, (SW 5), and the eighth switch 376, (SW 8), to be closed when the μC charge pump circuit 262B operates in a second phase of operation, (PHASE 2). Otherwise, the μC charge pump control circuit 316B configures the first switch 362, (SW 1), the second switch 364, (SW 2), the third switch 366, (SW 3), the fourth switch 368, (SW 4), the fifth switch 370, (SW 5), the sixth switch 372, (SW 6), the seventh switch 374, (SW 7), the eighth switch 376, (SW 8), the ninth switch 378, (SW 9), the tenth switch 380, (SW 10), the eleventh switch 382, (SW 11), the twelfth switch 384, (SW 12), and the thirteenth switch 386, (SW 13), to be open. As a result, the μC charge pump output provides a μC charge pump output voltage, VμC—OUT, substantially equal to 2/3×VBAT when the μC charge pump circuit 262B is configured to operate in the 2/3×VBAT mode.
The μC charge pump circuit 262B may be configured to operate in the 1/2×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 1/2. As indicated by TABLE 4, when the μC charge pump circuit 262B is configured to operate in the 1/2×VBAT mode, the μC charge pump control circuit 316B configures the first switch 362, (SW 1), the fourth switch 368, the sixth switch 372, (SW 6), and the ninth switch 378, (SW 9), to be closed when the μC charge pump circuit 262B operates in a first phase of operation, (PHASE 1). In addition, the μC charge pump control circuit 316B configures the second switch 364, (SW 2), the third switch 366, (SW 3), the seventh switch 374, (SW 7), and the eighth switch 376, (SW 8), to be closed when the μC charge pump circuit 262B operates in a second phase of operation, (PHASE 2). Otherwise, the μC charge pump control circuit 316B configures the first switch 362, (SW 1), the second switch 364, (SW 2), the third switch 366, (SW 3), the fourth switch 368, (SW 4), the fifth switch 370, (SW 5), the sixth switch 372, (SW 6), the seventh switch 374, (SW 7), the eighth switch 376, (SW 8), the ninth switch 378, (SW 9), the tenth switch 380, (SW 10), the eleventh switch 382, (SW 11), the twelfth switch 384, (SW 12), and the thirteenth switch 386, (SW 13), to be open. As a result, the μC charge pump output provides a μC charge pump output voltage, VμC—OUT, substantially equal to 1/2×VBAT when the μC charge pump circuit 262B is configured to operate in the 1/2×VBAT mode.
The μC charge pump circuit 262B may be configured to operate in the 1/3×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 1/3. As indicated by TABLE 4, when the μC charge pump circuit 262B is configured to operate in the 1/3×VBAT mode, the μC charge pump control circuit 316B configures the first switch 362, (SW 1), the fifth switch 370, (SW 5), and the ninth switch 378, (SW 9), to be closed when the μC charge pump circuit 262B operates in a first phase of operation, (PHASE 1). In addition, the μC charge pump control circuit 316B configures the second switch 364, (SW 2), the third switch 366, (SW 3), the seventh switch 374, (SW 7), and the eighth switch 376, (SW 8), to be closed when the μC charge pump circuit 262B operates in a second phase of operation, (PHASE 2). Otherwise, the μC charge pump control circuit 316B configures the first switch 362, (SW 1), the second switch 364, (SW 2), the third switch 366, (SW 3), the fourth switch 368, (SW 4), the fifth switch 370, (SW 5), the sixth switch 372, (SW 6), the seventh switch 374, (SW 7), the eighth switch 376, (SW 8), the ninth switch 378, (SW 9), the tenth switch 380, (SW 10), the eleventh switch 382, (SW 11), the twelfth switch 384, (SW 12), and the thirteenth switch 386, (SW 13), to be open. As a result, the μC charge pump output provides a μC charge pump output voltage, VμC—OUT, substantially equal to 1/3×VBAT when the μC charge pump circuit 262B is configured to operate in the 1/3×VBAT mode.
The μC charge pump circuit 262B may be configured to operate in the 1/4×VBAT mode by setting the operational ratio of the μC charge pump, μBBRATIO, to 1/4. Similar to the operation of the μC charge pump circuit 262A when the μC charge pump circuit 262A is configured to operate in the 1/4×VBAT mode, the μC charge pump circuit 262B may include a first phase of operation, (Phase 1), a second phase of operation, (Phase 2), and a third phase of operation, (Phase 3). As indicated by TABLE 4, when the μC charge pump circuit 262B is configured to operate in the 1/4×VBAT mode, the μC charge pump control circuit 316B configures the first switch 362, (SW 1), the fifth switch 370, (SW 5), and the ninth switch 378, (SW 9), to be closed when the μC charge pump circuit 262B operates in a first phase of operation, (PHASE 1). The μC charge pump control circuit 316B configures the seventh switch 374, (SW 7), and the eighth switch 376, (SW 8), be closed when the μC charge pump circuit 262B operates in a second phase of operation, (PHASE 2). The μC charge pump control circuit 316B configures the third switch 366, (SW 3), and the ninth switch 378, (SW 9), to be closed when the μC charge pump circuit 262B operates in a third of operation, (PHASE 3). Otherwise, the μC charge pump control circuit 316B configures the first switch 362, (SW 1), the second switch 364, (SW 2), the third switch 366, (SW 3), the fourth switch 368, (SW 4), the fifth switch 370, (SW 5), the sixth switch 372, (SW 6), the seventh switch 374, (SW 7), the eighth switch 376, (SW 8), the ninth switch 378, (SW 9), the tenth switch 380, (SW 10), the eleventh switch 382, (SW 11), the twelfth switch 384, (SW 12), and the thirteenth switch 386, (SW 13), to be open. As a result, the μC charge pump output provides a μC charge pump output voltage, VμC—OUT, substantially equal to 1/4×VBAT when the μC charge pump circuit 262B is configured to operate in the 1/4×VBAT mode.
FIG. 21 depicts a method 500 to permit the controller 50, depicted in FIGS. 18A-D, to selectively configure the μC charge pump prior to transmission of a data burst by a linear RF power amplifier. Accordingly, the description of method 500 will be done with continuing reference to FIGS. 18A-D.
Prior to transmission of the data burst, the pseudo-envelope follower management power system 10C-F may configure the μC charge pump circuit 262 and VOFFSET loop circuit 41A-B in order to provide a power amplifier supply voltage, VCC, that is sufficient to power the linear RF power amplifier during the transmission of the data burst. Accordingly, prior to initiation of a transmission of data by the linear RF power amplifier, the controller 50 may determine the expected envelope characteristics of the signal to be transmitted. An example transmission of data may occur in a burst transmission time-slot. To determine the expected envelope characteristics of the signal to be transmitted, the controller 50 may consider the impact of data rate, the bandwidth of the channel and/or the type of modulation. Example types of modulation may include, but are not limited to quadrature phase shift keys (QPSK), or quadrature amplitude modulation (QAM). Alternatively, or in addition, the controller 50 may determine and consider the peak-to-average ratio characteristic of the waveform to be generated by the power amplifier.
Based upon an expected envelope characteristic of a signal to be transmitted by a power amplifier and a battery voltage, VBAT, the controller 50 may be configured to determine a minimum operational ratio of a μC charge pump, uBBRATIO—MIN. (Step 502). In order to determine the minimum operational ratio of a μC charge pump, uBBRATIO—MIN, the controller uses the expected envelope characteristics of the signal to be transmitted to determine the expected peak to peak swing of the power amplifier supply voltage, VCC—PKPK, and obtains the voltage level of the battery, as present on the supply voltage 24, (VBAT). The expected peak to peak swing of the power amplifier supply voltage, VCC—PKPK, represents the dynamic range of voltages that the controller 50 expects to be generated on the power amplifier supply voltage, VCC, during the transmission of data. Effectively, the expected peak to peak swing of the power amplifier supply voltage, VCC—PKPK, equals the difference between maximum expected power amplifier supply voltage, VCC—MAX and the minimum expected power amplifier supply voltage, VCC—MIN, that the controller 50 expects to be generated on the power amplifier supply voltage, VCC, during the data transmission.
In addition to the expected peak to peak swing of the power amplifier supply voltage, VCC—PKPK, the controller may also take into consideration the minimum headroom voltage, VHEADROOM, of the switching elements of the parallel amplifier 35. As an example, referring to FIGS. 12E-F, the controller 50 may consider the minimum headroom voltage, VHEADROOM, for the first switching element, SW1A, 214, and a second switching element, SW1B, 216. In addition, in some embodiments, the controller 50 may consider the minimum headroom for each of the switching devices (SW1A, 214 and SW1B, 216) individually. As an example, for the case where the first switching element, SW1A, 214 is a PFET device, the controller 50 may use the minimum PFET headroom voltage, VHEADROOM—P, to determine the operational ratio of a μC charge pump, uBBRATIO. In the case where the second switching element, SW1B, 216 is an NFET device, the controller 50 may use the minimum NFET headroom voltage, VHEADROOM—N to determine the operational ratio of a μC charge pump, uBBRATIO.
Accordingly, in the general case, the controller 50 may determine the minimum operational ratio of a μC charge pump, uBBRATIO—MIN, as follows:

uBBRATIO—MIN=[VCC—PKPK+VHEADROOM—N+VHEADROOM—P)/VBAT  (1)

Based on the minimum operational ratio of the μC charge pump, uBBRATIO—MIN, the controller 50 may be configured to select an operational ratio of the μC charge pump, uBBRATIO, that is greater than the minimum operational ratio of the μC charge pump, uBBRATIO—MIN (Step 504). As indicated by Tables 1 and 3, the available values of operational ratios of the μC charge pump, uBBRATIO, depend upon the embodiment of the μC charge pump circuit 262. As an example, the embodiment of the μC charge pump circuit 262A, depicted in FIG. 19A, provides several modes of operation where each mode of operation is associated with an operational ratio of the μC charge pump, uBBRATIO, as shown in Table 1. Likewise, the example embodiment of the μC charge pump circuit 262B, depicted in FIG. 19B, provides a number of modes of operation where each mode of operation is associated with an operational ratio of the μC charge pump, uBBRATIO, as shown in Table 3. Depending upon the calculated value of the minimum operational ratio of a μC charge pump, uBBRATIO—MIN, the controller 50 initially selects the smallest available operational ratio of the μC charge pump, uBBRATIO, of the μC charge pump circuit 262 that is greater than the minimum operational ratio of a μC charge pump, uBBRATIO—MIN. As an example, in the case where the μC charge pump circuit 262 is similar to the μC charge pump circuit 262B of FIG. 19B (Table 3), if the minimum operational ratio of a μC charge pump, uBBRATIO—MIN, is greater than 1/4but less than 1/3, the controller initially selects the operational ratio of the μC charge pump, uBBRATIO, to be 1/3.
Thereafter, the controller may be configured to calculate an expected value for an offset voltage, VOFFSET, to be generated across a coupling device, VOFFSET—EXPECTED, based upon the operational ratio of the μC charge pump, uBBRATIO, of the μC charge pump, selected by the controller 50 (Step 506). The expected value for an offset voltage, VOFFSET—EXPECTED, may be calculated as follows:

VOFFSET—EXPECTED=VCC—PKPK−VBAT×uBBRATIO+VHEADROOM—P  (2)

Thereafter, the controller 50 may be configured to determine whether the expected value for the offset voltage, VOFFSET—EXPECTED, to be generated across the coupling device is greater than zero, VOFFSET—EXPECTED, >0. (Step 508). In some alternative embodiments of method 500, the controller 50 may determine whether the expected value for the offset voltage, VOFFSET—EXPECTED, to be generated across the coupling device is greater than a minimum offset voltage, VOFFSET—MIN, where the minimum offset voltage, VOFFSET—MIN, is a configurable parameter. In this example embodiment of method 500, it will be understood that the minimum offset voltage, VOFFSET—MIN, is zero.
If the expected value for the offset voltage, VOFFSET, to be generated across the coupling device is less than zero, VOFFSET—EXPECTED, <0, the controller 50 increments the value of the operational ratio of the μC charge pump, uBBRATIO, to the next highest value of operational ratio of the μC charge pump, uBBRATIO, available for the μC charge pump circuit 262. (Step 510). For example, in the case where the μC charge pump circuit 262 is similar to the μC charge pump circuit 262B of FIG. 19B, if the initially determined value of the operational ratio of the μC charge pump, uBBRATIO, of the μC charge pump circuit 262B is 1/3, the controller 50 will increment the value of the operational ratio of the μC charge pump, uBBRATIO, to 1/2. Thereafter, method 500 returns to Step 508 to recalculate the expected value for an offset voltage, VOFFSET—EXPECTED, using the new value of the operational ratio of the μC charge pump, uBBRATIO, This process continues until the controller 50 identifies the minimum value of the operational ratio of the μC charge pump, uBBRATIO, of the μC charge pump circuit 262 for which VOFFSET—EXPECTED, >0.
After identifying the minimum value of the operational ratio of the μC charge pump, uBBRATIO, of the μC charge pump circuit 262 for which VOFFSET—EXPECTED, >0, the controller selects the operational ratio of the μC charge pump, uBBRATIO, as a selected operational ratio of a μC charge pump, uBBRATIO—SEL, to be used during the transmission of data by the linear RF power amplifier. (Step 512). Via the μC charge pump control bus 278, the controller 50 configures the μC charge pump circuit 262 to generate a μC charge pump output voltage, VμC—OUT, on the μC charge pump output based upon the selected operational ratio of a μC charge pump, uBBRATIO—SEL. (Step 514).
Thereafter, in some embodiments of method 500, the controller 50 configures the VOFFSET Loop Circuit 41A-B to generate an offset voltage, VOFFSET, substantially equal to an expected value for the target offset voltage, VOFFSET—EXPECTED, when the μC charge pump circuit 262 uses the selected operational ratio of a μC charge pump, uBBRATIO—SEL. (Step 516). Accordingly, the controller 50 may be configured to calculate the value of an expected target offset voltage, VOFFSET—TARGET—EXPECTED, when the μC charge pump circuit 262 is configured to operate using the selected operational ratio of a μC charge pump, uBBRATIO—SEL. The value of the target offset voltage, VOFFSET—TARGET—EXPECTED, may be calculated as follows:

VOFFSET—TARGET—EXPECTED=VCC—PKPK−VBAT×uBBRATIO—SEL+VHEADROOM—P  (3)

Thereafter, the controller 50 may be configure to use the value of the value of the expected target offset voltage, VOFFSET—TARGET—EXPECTED, to determine the parameter value of VOFFSET—TARGET to be provided to the VOFFSET loop circuit 41A-B. Via the μC charge pump control bus 278, the controller 50 provides the VOFFSET—TARGET parameter to the VOFFSET loop circuit 41A-B.

A method 600, depicted in FIG. 22, is described with continuing reference FIGS. 18B and 18D. The method 600 provides for the configuration of a VOFFSET Loop Circuit 41B, depicted in FIGS. 18B and 18D, to minimize a pre-charging time period of the coupling circuit 18 to a desired offset voltage, VOFFSET, prior to commencing a transmission, by the linear RF power amplifier 22 (FIG. 1A-B) of a data burst in a the transmission-slot. As an example, prior to commencing the transmission of the data burst, the controller 50 may determine whether a coupling circuit 18 coupled between a parallel amplifier output 32A and a power amplifier supply voltage, VCC, requires pre-charging prior to initiation of the transmission by a radio frequency power amplifier, (Step 602). Illustratively, the controller 50 may determine whether a data burst to be transmitted is a first data burst of a transmission of data by the linear RF power amplifier 22. If the data burst to be transmitted is a first data burst of the transmission, the controller 50 may determine that the coupling circuit 18 requires pre-charging prior to transmission of the first data burst.
Alternatively, the controller 50 may determine whether the coupling circuit 18 requires pre-charging based upon the VOFFSET loop error 304 generated by the summing circuit 300. As an example, the controller 50 may set the value of the VOFFSET—TARGET parameter for the VOFFSET Loop Circuit 41B. Thereafter, the controller 50 may obtain the VOFFSET loop error 304 from the VOFFSET Loop Circuit 41B via the VOFFSET control bus 312. If the VOFFSET loop error 304 is greater than a maximum VOFFSET error threshold parameter, the controller 50 determines that the power amplifier supply voltage, VCC, requires pre-charging prior to initiation of transmission of the first burst.
In response to the determination that the coupling circuit between the parallel amplifier and the power amplifier supply voltage, VCC, requires pre-charging, the controller 50 may configure the VOFFSET loop circuit 41B such that the VOFFSET loop circuit 41B operates in first bandwidth mode, where the first bandwidth mode increases the operable bandwidth of the VOFFSET loop circuit 41B. (Step 604).
As discussed relative to the description of FIGS. 18B and 18D, the integrator with zero compensation 314 may include a first time constant, Tau0, and a second time constant, Tau1. During normal operation of the VOFFSET loop circuit 41B, the values of the first time constant, Tau0, and a second time constant, Tau1, may be configured to optimize regulation of the offset voltage, VOFFSET, that is developed across the coupling device 18. For example, the controller 50 may configure the VOFFSET loop circuit 41B to operate with a normal frequency bandwidth. Illustratively, to configure the VOFFSET loop circuit 41B to operate with a normal frequency bandwidth, the controller 50 may configure the first time constant, Tau0, to be equal to Tau0—normal and the second time constant, Tau1, to be equal to Tau1—normal. In some embodiments of the VOFFSET loop circuit 41B, the values of time constants Tau0—normal and Tau1—normal, may be stored locally with the VOFFSET loop circuit 41B.
To decrease the time for pre-charging the coupling circuit 18, the controller may configure the first time constant, Tau0, to be equal to a first startup time constant, Tau0—startup, and the second time constant, Tau1, to be equal to a second startup time constant, Tau1—startup. Alternatively, some embodiments of the VOFFSET loop circuit 41B be configured to automatically set the first time constant, Tau0, equal to the first startup time constant, Tau0—startup, and the second time constant, Tau1, when the VOFFSET loop circuit 41B is placed in a pre-charge mode of operation.
In some embodiments of method 600, the controller 50 may configure the VOFFSET loop circuit 41B to initially operate using the first startup time constant, Tau0—startup, and the second startup time constant, Tau1—startup, by configuring the VOFFSET loop circuit 41B operate in the pre-charge mode of operation for a period of time. As an example, in some embodiments of the VOFFSET loop circuit 41B, the period of time in which the VOFFSET loop circuit 41B operates in a pre-charge mode of operation may be configured by the controller 50 via the VOFFSET control bus 312. In some embodiments of the VOFFSET loop circuit 41B, the period of time in which the VOFFSET loop circuit 41B operates in a pre-charge mode of operation is a predetermined time period that may be configured by the controller 50 via VOFFSET control bus 312. As an example, VOFFSET loop circuit 41B may include a pre-charge timer (not shown) that may be set to trigger a timer event after the predetermined time period.
Once the coupling circuit 18 is pre-charged, the VOFFSET loop circuit 41B may be placed into a normal mode of operation. As an example, after a predetermined time period, the VOFFSET loop circuit 41B may be re-configured such that the VOFFSET loop circuit operates 41B in a second bandwidth mode, where the second bandwidth mode decreases the operable bandwidth of the VOFFSET loop circuit 41B. (Step 606). Accordingly, the bandwidth of the VOFFSET loop circuit 41B that operates in the first bandwidth mode is greater than the bandwidth of the VOFFSET loop circuit 41B that operates in the second bandwidth mode.
As an example, in order to place the VOFFSET loop circuit 41B into the second bandwidth mode for normal operation during transmission of data by the power amplifier 22, the controller 50 may configure the first time constant, Tau0, to be equal to Tau0—normal and the second time constant, Tau1, to be equal to Tau1—normal via the VOFFSET control bus 312. Alternatively, as an example, VOFFSET loop circuit 41B may automatically switch from the pre-charge mode of operation to a normal mode of operation upon triggering of the timer event by the pre-charge timer.
Those skilled in the art will recognize improvements and modifications to the embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.

## Claims

1. A power management system for a linear radio frequency power amplifier comprising:
a charge pump including a first flying capacitor, a second flying capacitor, a plurality of switches operably coupled to form a charge pump parallel amplifier power supply output, wherein the charge pump is configured to selectively generate a selected output voltage level of a plurality of output voltage levels, derived from a first supply voltage, on the charge pump parallel amplifier power supply output of the charge pump based upon a selected charge pump operational mode of a plurality of charge pump operational modes;
a switch mode power supply converter including a plurality of switching operational modes configured to generate a plurality of switching voltage levels on a switching voltage output, wherein the switching voltage output is coupled to a capacitor via a power inductor to form a linear radio frequency power amplifier supply output configured to power the linear radio frequency power amplifier; and
a parallel amplifier including a parallel amplifier output in communication with the linear radio frequency power amplifier supply output and a parallel amplifier supply input in communication with the charge pump parallel amplifier power supply output, wherein at least a portion of the parallel amplifier is configured to be powered from the charge pump parallel amplifier power supply output.

2. The power management system of claim 1, wherein in at least one of the plurality of charge pump operational modes, the charge pump is further configured to boost the first supply voltage to generate the selected output voltage level such that the selected output voltage level is greater than the first supply voltage.

3. The power management system of claim 1 wherein in at least one of the plurality of charge pump operational modes, the charge pump is further configured to buck the first supply voltage to generate the selected output voltage level such that the selected output voltage level is less than the first supply voltage.

4. The power management system of claim 1, wherein in at least one of the plurality of charge pump operational modes, the charge pump is further configured to generate the selected output voltage level such that the selected output voltage level is substantially equal to the first supply voltage.

5. The power management system of claim 1, wherein the plurality of charge pump operational modes includes at least one of a first operational mode and a second operational mode, wherein the charge pump is configured to generate the selected output voltage level such that the selected output voltage level is substantially equal to 4/3× the first supply voltage in the first operational mode, and the charge pump is configured to generate the selected output voltage level such that the selected output voltage level is substantially equal to 4/3× the first supply voltage in the second operational mode.

6. The power management system of claim 5, wherein the plurality of charge pump operational modes further includes at least one of a third operational mode, a fourth operational mode, a fifth operational mode, and a sixth operational mode, wherein the charge pump is configured to generate the selected output voltage level such that the selected output voltage level is substantially equal to 3/2× the first supply voltage in the third operational mode, the charge pump is configured to generate the selected output voltage level such that the selected output voltage level is substantially equal to 1/2× the first supply voltage in the fourth operational mode, the charge pump is configured to generate the selected output voltage level such that the selected output voltage level is substantially equal to 1/3× the first supply voltage in the fifth operational mode, and the charge pump is configured to generate the selected output voltage level such that the selected output voltage level is substantially equal to 1/4× the first supply voltage in the sixth operational mode.

7. The power management system of claim 1, wherein the switch mode power supply converter further includes a multi-level charge pump configured to generate at least one of a plurality of charge pump voltage levels derived from the first supply voltage at a charge pump output; and
wherein in at least one of the plurality of switching operational modes of the switch mode power supply converter, the switch mode power supply converter is configured to provide the at least one of a plurality of charge pump voltage levels generated by the multi-level charge pump as a switching voltage level of the plurality of switching voltage levels on the switching voltage output.

8. The power management system of claim 7, wherein the multi-level charge pump includes a third flying capacitor, a fourth flying capacitor, and a plurality of charge pump switches operably configured to form charge pump output.

9. The power management system of claim 7, wherein the multi-level charge pump further includes an internal switch operably coupled to one of the first flying capacitor and the second flying capacitor, and wherein the multi-level charge pump is further configured to control the internal switch to generate a multi-level charge pump parallel amplifier power supply output, wherein the multi-level charge pump parallel amplifier power supply output is in communication with the parallel amplifier supply input; and
wherein the parallel amplifier is further configured to be selectively powered by one of the multi-level charge pump parallel amplifier power supply output and the charge pump parallel amplifier power supply output.