# Patent

## Title
Power save module for storage controllers

## Abstract

A storage controller includes a memory controller that interfaces with memory that stores data. A first receive logic interface provides an interface to a host. A second receive logic interface provides an interface to a storage device. A power save module has a power save mode in which at least a clock of the memory controller is turned off while a clock for operating the first receive logic interface and the second receive logic interface is kept on.

## Background
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a continuation of U.S. patent application Ser. No. 10/965,468, filed Oct. 13, 2004 (now U.S. Pat. No. 7,386,661). The disclosure of the above application is incorporated herein by reference in its entirety.


BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to storage device controllers, and more particularly, to a power saving system and methodology for storage device controllers.
2. Background
Conventional computer systems typically include several functional components. These components may include a central processing unit (CPU), main memory, input/output (“I/O”) devices, and streaming storage devices (for example, tape drives) (referred to herein as “storage device”).
In conventional systems, the main memory is coupled to the CPU via a system bus or a local memory bus. The main memory is used to provide the CPU access to data and/or program information that is stored in main memory at execution time. Typically, the main memory is composed of random access memory (RAM) circuits. A computer system with the CPU and main memory is often referred to as a host system.
The storage device is coupled to the host system via a controller that handles complex details of interfacing the storage devices to the host system. Communications between the host system and the controller is usually provided using one of a variety of standard I/O bus interfaces.
Typically, when data is read from a storage device, a host system sends a read command to the controller, which stores the read command into the buffer memory. Data is read from the device and stored in the buffer memory.
Buffer memory may be a Synchronous Dynamic Random access Memory (“SDRAM”), or Double Data Rate-Synchronous Dynamic Random Access Memory (referred to as “DDR”).
Various clocks are used for operating various storage controller components. For example, a buffer controller clock (“BCCLK”) is used for various storage controller components; a Fibre Channel clock (“FCCLK”) is used for a Fibre Channel port/interface through which data enters the storage controller; and a receive channel (also referred to as “Channel 1” or “CH1”) clock (designated as “RxCLK”). Other clocks may also be used for other components in a storage controller.
In conventional systems, in order to save power, some of these clocks are turned off in different parts of the storage controller. However, this solution may result in loss of data, especially, when unsolicited frames arrive from a Fibre Channel interface.
Therefore, there is a need for a system and method that can save power and also minimize loss of data.
SUMMARY OF THE INVENTION
A storage controller for transferring data between a storage device and a host system is provided. The storage controller includes, a power save module that is enabled in a power save mode after a receive logic in the storage controller has processed all frames and during the power save mode at least a clock is turned off to save power while a clock for operating the receive logic is kept on to process any unsolicited frames that may be received by the receive logic.
The storage controller operates in a single frame mode during the power save mode to process any unsolicited frames. Setting a bit in a configuration register for a processor enables the power save mode. The power save mode is enabled after a memory controller is in a self-refresh mode. The power save module monitors a bit that denotes when a memory controller is in a self-refresh mode. A clock power control module is used to turn off a buffer controller clock during the power save mode.
The power save module exits the power save mode upon receiving an unsolicited frame or a reset signal from a processor.
A system for transferring data between a storage device and a host system is provided. The system includes a storage controller with a power save module that is described above.
In yet another aspect of the present invention, a method used by a storage controller that facilitates data transfer between a host system and a storage device is provided. The method includes, enabling a power save module to start a power save sequence when a receive logic in the storage controller has processed all frames, wherein during the power save mode at least a clock is turned off to save power while a clock for operating the receive logic is kept on to process any unsolicited frames; enabling a single frame mode during which a received frame is handled by storage controller firmware; and exiting the power save mode if an unsolicited frame is received by the receive logic.
This brief summary has been provided so that the nature of the invention may be understood quickly. A more complete understanding of the invention can be obtained by reference to the following detailed description of the preferred embodiments thereof concerning the attached drawings.



BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing features and other features of the present invention will now be described with reference to the drawings of a preferred embodiment. In the drawings, the same components have the same reference numerals. The illustrated embodiment is intended to illustrate, but not to limit the invention. The drawings include the following Figures:
FIG. 1A is an example of a storage system having a storage controller with a power save module according to one aspect of the present invention;
FIG. 1B is a block diagram of a buffer controller, according to one aspect of the present invention;
FIG. 2A is a block diagram showing a power save module interfacing plural components of a storage controller, according to one aspect of the present invention;
FIG. 2B shows a configuration table used according to one aspect of the present invention;
FIG. 2C shows a logic diagram that is used to generate an interrupt, according to one aspect of the present invention; and
FIG. 3 is a state machine diagram, according to one aspect of the present invention.



DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
To facilitate an understanding of the preferred embodiment, the general architecture and operation of a controller will initially be described. The specific architecture and operation of the preferred embodiment will then be described with reference to the general architecture.
The system of FIG. 1A is an example of a storage drive system (with an optical disk or tape drive), included in (or coupled to) a computer system. The host computer (not shown) and the storage device 110 (also referred to herein as disk 110) communicate via a port using a disk formatter “DF” 104. Storage device 110 may be connected to the host computer via a data bus. The data bus, for example, is a bus in accordance with a Small Computer System Interface (SCSI) specification. Those skilled in the art will appreciate that other communication buses known in the art can be used to transfer data between the drive and the host system.
As shown in FIG. 1A, the system includes controller 101, which is coupled to buffer memory 111 and microprocessor (may also be referred to as “MP”) 100. Interface 109 serves to couple microprocessor bus 107 to microprocessor 100 and a micro-controller (may also be referred to as “MC”) 102. MC 102 operates under a clock that is designated as MCCLK.
A read only memory (“ROM”) omitted from the drawing is used to store firmware code executed by microprocessor 100. Fibre Channel interface interfaces with host interface 104A and processes Fibre Channel frames. Fibre Channel interface 103 operates under the FCCLK.
Controller 101 can be an integrated circuit (IC) that comprises of various functional modules, which provide for the writing and reading of data stored on storage device 110. Microprocessor 100 is coupled to controller 101 via interface 109 to facilitate transfer of data, address, timing and control information.
Buffer memory 111 is coupled to controller 101 via ports to facilitate transfer of data, timing and address information. Buffer memory 111 may be a DDR or SDRAM or any other type of memory. Buffer memory 111 operates under the BCCLK.
Disk formatter 104 is connected to microprocessor bus 107 and to buffer controller 108. A direct memory access (“DMA”) DMA interface (not shown) is connected to microprocessor bus 107 and to data and control port (not shown).
Buffer controller (also referred to as “BC”) 108 connects buffer memory 111, channel one (CH1) 105, error correction code (“ECC”) module 106 and to bus 107. Buffer controller 108 regulates data movement into and out of buffer memory 111. BC 108, DF 104 and ECC module 106 operate under the BCCLK.
Data flow between a host and disk passes through buffer memory 111. ECC module 106 generates the ECC that is saved on disk 110 writes and provides correction mask to BC 108 for disk 110 read operation. Plural channels may be used to allow data flow.
Channels (for example, channel 0 (“CH0”), CH1 105 and channel 2 (“CH2”)(not shown)) are granted arbitration turns when they are allowed access to buffer memory 111 in high speed burst write or read for a certain number of clocks. The plural channels use first-in-first out (“FIFO”) type memories to store data that is in transit.
CH1 105 may be inside BC 108 or outside BC 108, as shown in FIG. 1A and operates under the RxCLK. Another channel (CH2) (not shown) may also be provided so that controller 101 can be used with different systems.
Buffer Controller 108:
FIG. 1B shows a block diagram of BC 108 with CH0108D that interfaces with DF 104, via interface 112, for moving data to and from buffer 111. BC 108 includes register(s) 108E and an Arbiter 108C. Arbiter 108C arbitrates between plural channels in BC 108, for example, CH0108D, and CH1 105 and CH2(not shown). Register 108E is coupled to interface 109 via bus 107 (and interface 118) that allows microprocessor 100 and BC 108 to communicate.
BC 108 also includes a memory controller 108B that interfaces with buffer 111 through a SDRAM interface 108J. Interrupts 1081 are sent from buffer controller 108 to processor 100.
BCCLK that is used for various components may be generated by using an oscillator (not shown) and controlled by a clock distribution module. The clock distribution module and clock generation has been described in U.S. patent application Ser. No. 10/867,113 filed on Jun. 24, 2004, the disclosure of which is incorporated herein by reference in its entirety.
As described below, power save module 113 and BCCLK Power Save module 114 (may also be referred to as BCCLK Power Save Module or BCCLK_PWR_CNTRL) are used to save power in storage controller 101, according to one aspect of the present invention.
Power Save Module 113:
In one aspect of the present invention, power save module 113 is provided that uses a clock distribution system so that the BCCLK is shut down in various modules, for example, ECC module 106, DF 104, and memory controller 108B. The receive clocks for Fibre Channel interface 103 and CH1 105 in the receive path are kept running to process unsolicited frames that may be received via interface 103.
FIG. 2A shows a block diagram of power save module 113 as it interfaces with various components of storage controller 101. Power save module 113 includes a state machine (may also be referred to as “SM or State M/C”) 113A that implements the power saving feature, according to one aspect of the present invention. The power saving feature (“Power Save Mode”) is turned on by the firmware of storage controller 101. The Power Save Mode, when set drives the buffer memory 111 (via memory controller 108B) into a self-refresh mode and turns the BCCLK off.
The Power Save Mode is turned on when there are no pending interrupts in the receive logic (i.e. Fibre Channel Interface 103 and CH1 105). State machine 113A monitors CH1 105 flags and waits until all the data in CH1 105 has been processed. Thereafter, the Power Save Mode is enabled.
A single frame mode (“SFM”) is also used in conjunction with the power save mode. During the SFM, unsolicited frames are not sent to BC 108 when the BCCLK is turned off, but instead frames are handled/processed/throttled (used interchangeably) individually.
A user that wants to use controller 101 in the power save mode sets the “Power Save Mode” bit (shown as 201) in MP 100 configuration register 200 in FIG. 2B. When the Power Save mode bit 201 is set, MP 100 sends a signal/command (used interchangeably throughout this specification) 113E that instructs power save module 113 to start a power save sequence.
Upon receiving signal 113E, power save module sends signal 113B to CH1 105 logic. Signal 113B sets CH1 105 into SFM and during this mode each frame in CH1 105 is throttled (or handled) individually. Every frame that is received during the SFM uses a firmware action before being transferred to buffer memory 111. After this, power save module 113 waits until CH1 105 FIFO (not shown) and transmit pipe used for moving frames (not shown) are empty.
Signal 113C notifies power save module 113 when CH1 105 has processed all the frames. Once the FIFO and the pipes are empty, power save module 113 instructs MP 100 via signal 113I to enter into a self-refresh mode and to turn off the BCCLK (via signal 113D). In turn, MP 100 notifies BCCLK Power Control module 114, via signal 113J to enter into a self-refresh mode and to turn off the BCCLK. The self-refresh mode allows data in buffer memory 111 to stay current/valid.
BCCLK Power Control module 114 notifies memory controller 108B, via signal 113G to enter into a self refresh mode. Power save module 113 monitors signal 113H to determine if and when buffer memory 111 is in refresh mode. Once buffer memory 111 is in refresh mode, BCCLK power control module 114 sends signal 113L to memory controller 108B to turn off the BCCLK. This turns off the BCCLK for various modules, including BC 108, ECC module 106, and DF 104. The clocks for FC interface 103 and CH1 105 are always running to receive an unsolicited frame.
When an unsolicited frame is received by FC interface 103 and CH1 105, an interrupt 113K is generated. This resets the Power Save Mode and Power Save module 113 exits the power save sequence. The unsolicited frame is processed in the SFM. Thereafter, the entire process is repeated again.
FIG. 2B shows a table of various bits that are used in register 200 to perform the power save operations, according to one aspect of the present invention. As discussed above bit 201 when set instructs power save module 113 to start a power save sequence. Resetting bit 201 instructs the power save module 113 to exit the power save mode. Bit 201 is reset when an interrupt 113K is generated by MC 102.
Power save status is provided to MP 100 via signal 113M and is represented by plural bits 202, as listed below:
Bit 00001: State Machine 113A is in idle state 300 and the Power Save mode bit 201 is 0.
Bit 00010: The Power Save module 113 is waiting for CH1 105 FIFOs and pipelines to become empty.
Bit 00100: The Power Save module 113 is waiting for buffer memory 111 to go into the self-refresh mode.
Bit 01000: Buffer memory 111 is in self-refresh mode and the BCCLK is not running.
Bit 10000: An interrupt 113K occurred or MP 100 requested (via signal 113F, FIG. 2A) to exit Power Save Mode. The Power Save module 113 then turns the BCCLK on and waits for buffer memory 111 to exit the self-refresh mode.
Bit 203: This bit is used to turn off the BCCLK. The bit may be set by an external microprocessor or by the Power Save mode.
Bit 204: This bit when set (for example, 1), allows the memory controller 108B to go in the self-refresh mode. When the bit is cleared (for example, 0), the memory controller 108B exits the self-refresh mode.
FIG. 2C shows a schematic diagram used for generating interrupts 113K from MC 102. Interrupt 102B is sent to Interrupt synchronizer 102A and also to multiplexer 102C. The unsynchronized version of interrupt 102B passes through interrupt pin INT1 as 113K. This alerts MP 100 of the arrival of an unsolicited frame from Fibre Channel interface 103. Each MC clock may be shut off by signal 102D.
State Machine 113A Diagram:
FIG. 3 shows a state machine diagram for operating state machine 113A to save power, according to one aspect of the present invention. State Machine 113A is at initial idle state 300. During this state, the BCCLK is on and the SFM is off. This signifies that the storage controller 101 is operating normally.
In state 302, state machine 113B waits for CH1 105 FIFO's to become empty. This occurs after the power save mode bit 201 is set. During this state, the SFM is enabled and the BCCLK is on.
In state 304, the self-refresh mode is enabled, after CH1 105 FIFO and frame-processing pipeline (not shown) is empty. During this state, the SFM is turned on, a self-refresh request is placed and the BCCLK is still on.
Once the self-refresh mode is enabled, in state 306, the BCCLK is turned off, while the SFM is still enabled. The state machine 113A now waits for a wake up event. Two events may “wakeup” state machine 113A, first an interrupt 113K from MC 102 or a reset request 113F from MP 100. Once the wake up event occurs, the self-refresh is disabled in state 310. The BCCLK is still turned off and SFM 1 is still enabled. During this state, if an unsolicited frame arrived, then the frame is processed in the SFM. After the frame is processed, the state machine is back to the idle state 300.
In one aspect of the present invention, clocks are turned off selectively to components that are idle. The components that may receive unsolicited frames have their clocks on to process incoming frames. This saves power with minimum loss of data.
Although the present invention has been described with reference to specific embodiments, these embodiments are illustrative only and not limiting. Many other applications and embodiments of the present invention will be apparent in light of this disclosure.

## Claims

1. A storage controller, comprising:
a memory controller configured to i) receive a first clock, ii) interface with memory configured to store data being transferred between a host and a storage device, and iii) control transfer of the data between the host and the storage device;
a first receive logic interface configured to i) receive a second clock, and ii) provide a first interface to the host;
a second receive logic interface configured to i) receive a third clock, and ii) provide a second interface to the host, wherein the first receive logic interface is connected between the memory controller and the second receive logic interface, and the second receive logic interface is connected between the first receive logic interface and the host; and
a power save module that has a power save mode in which i) at least the first clock of the memory controller is turned off while ii) the second clock and the third clock are kept on to enable each of the first receive logic interface and the second receive logic interface to process unsolicited frames received from the host at the second receive logic interface during the power save mode.

2. The storage controller of claim 1, wherein the storage device comprises an optical disk drive.

3. The storage controller of claim 1, wherein in response to the first receive logic interface or the second receive logic interface receiving an unsolicited frame, the power save module is configured to exit the power save mode.

4. The storage controller of claim 1, wherein the power save mode is enabled after the memory controller is in a self-refresh mode.

5. The storage controller of claim 1, wherein the storage controller is configured to operate in a single frame mode during the power save mode to process the unsolicited frames.

6. The storage controller of claim 1, wherein the power save module is configured to exit the power save mode after receiving a reset signal.

7. The storage controller of claim 1, wherein the power save module is configured to exit the power save mode after receiving an interrupt.

8. The storage controller of claim 1, wherein the power save module is configured to monitor a bit that denotes when the memory controller is in a self-refresh mode.

9. A system comprising:
the storage controller of claim 1; and
a processor having a configuration register,
wherein the power save mode is enabled by setting a bit in the configuration register of the processor.

10. The storage controller of claim 1, wherein a clock power control module is configured to turn off the first clock of the memory controller during the power save mode.

11. A storage controller, comprising:
memory configured to store data that is transferred between a host and a storage device;
a memory control module configured to i) transfer the data to and from the memory based on a first clock signal, and ii) control transfer of the data between the host and the storage device;
a first receive interface and a second receive interface configured to receive the data from the host based on at least one second clock signal, wherein the first receive logic interface is connected between the memory control module and the second receive logic interface, and the second receive logic interface is connected between the first receive logic interface and the host; and
a power save module that includes a power save mode, wherein i) the first clock signal is turned off and ii) the at least one second clock signal is turned on when the storage controller is in the power save mode to enable the first receive interface and the second receive interface to process unsolicited frames received from the host at the second receive logic interface during the power save mode.

12. The storage controller of claim 11, wherein the storage device includes an optical disk drive.

13. The storage controller of claim 11, further comprising at least one of a formatter and an error correction code (ECC) module configured to receive the first clock signal.

14. The storage controller of claim 11, wherein the first receive interface and the second receive interface further comprise receive logic configured to process received data frames based on the at least one second clock signal.

15. The storage controller of claim 14, wherein the receive logic includes at least one of a channel module and a fibre channel interface.

16. The storage controller of claim 14, wherein the power save module is configured to i) communicate with the receive logic, and ii) manage the power save mode based on the received data frames.

17. The storage controller of claim 16, wherein the power save module is configured to initiate the power save mode when there are no received data frames to process.

18. The storage controller of claim 11, wherein the memory is configured to enter a self-refresh mode during the power save mode.

19. The storage controller of claim 11, wherein the storage controller is configured to operate in a single frame mode, wherein received frames are processed individually when the storage controller is in the single frame mode.

20. The storage controller of claim 11, further comprising a clock power control module configured to i) communicate with the power save module, and ii) adjust the first clock signal based on the power save module.