# Patent

## Title
Servo loop for well bias voltage source

## Abstract

A servo loop for a charge pump including comparator. A variable resistor and comparator are in series and couple the output of the charge pump to an enable input. A current source/sink coupled to the variable resistor provide a first input voltage to the comparator, with the second input of the comparator being coupled to ground or Vdd. A shunt circuit in parallel with the load at the output of the charge pump is also coupled to the output of the comparator. The charge pump and shunt are alternately enabled and disabled by the comparator to maintain a body-bias supply voltage. The servo loop may be configured to provide body-bias for NFETs or PFETs.

## Background
RELATED UNITED STATES PATENT APPLICATIONS
This Continuation Application claims the benefit of the commonly-owned U.S. patent application Ser. No. 11/591,431, filed on Oct. 31, 2006, by Tien-Min Chen, and entitled “SERVO LOOP FOR WELL BIAS VOLTAGE SOURCE,” now issued as a U.S. Pat. No. 7,362,165, which is a Continuation Application that claims the benefit of the commonly-owned U.S. patent application Ser. No. 10/747,015, filed on Dec. 23, 2003, by Tien-Min Chen, and entitled “SERVO LOOP FOR WELL BIAS VOLTAGE SOURCE,” now issued as a U.S. Pat. No. 7,129,771, which are incorporated herein by reference in their entirety.
This application is related to U.S. patent application Ser. No. 10/747,016 by Tien-Min Chen, et al., filed on Dec. 23, 2003, entitled “Feedback Controlled Body-Bias Voltage Source.” now issued as U.S. Pat. No. 7,649,402, and assigned to the assignee of the present invention.
This application is related to U.S. patent application Ser. No. 10/746,539 by Tien-Min Chen and Robert Fu, filed on Dec. 23, 2003, entitled “A Precise Control Component for a Substrate Potential Regulation Circuit,” now issued as U.S. Pat. No. 7,692,477, and assigned to the assignee of the present invention.
This Application is related to U.S. patent application Ser. No. 10/747,022 by Tien-Min Chen, filed on Dec. 23, 2003, entitled “A Charge Stabilizing Component for a Substrate Potential Regulation Circuit” now issued as a U.S. Pat. No. 7,012,461, and assigned to the assignee of the present invention.


FIELD OF THE INVENTION
Embodiments of the present invention relate to circuits for providing operational voltages in complementary metal-oxide semiconductor (CMOS) circuits. In particular, embodiments of the present invention relate to control circuits for body-bias charge pumps.
BACKGROUND ART
As the operating voltages for CMOS transistor circuits have decreased, variations in the threshold voltages for the transistors have become more significant. Although low operating voltages offer the potential for reduced power consumption, threshold voltage variations due to process and environmental variables often prevent optimum efficiency and performance from being achieved due to increased leakage currents.
Prior Art FIG. 1A shows a conventional CMOS inverter 100. A P-type substrate 105 supports an NFET 110 and a PFET 120. The NFET 110 comprises a gate 112, source 113, and drain 114. The PFET 120 resides in an n-well 115, and comprises a gate 122, drain 123, and a source 124. The substrate 105 and source 113 are coupled by a tie 130 that is connected to ground (GND), while source 124 and N-well 115 are coupled by a tie 135 that is connected to a supply voltage (VDD). The input to the inverter is applied to the gates 112 and 122, with the output taken from the drain contact 125. In this conventional configuration, the transistors are often treated as three terminal devices.
Threshold voltage variations may be compensated for by body-biasing. Body-biasing introduces a reverse bias potential between the bulk and the source of the transistor that allows the threshold voltage of the transistor to be adjusted electrically. The purpose of body-biasing is to compensate for 1) process variations; 2) temperature variations; 3) supply voltage variations; 4) changes in frequency of operation; and 5) changing levels of switching activity.
Prior Art FIG. 1B shows an inverter having connections for body-biasing. Body-bias can provided to the PFET 120 through a direct bias contact 150a, or by a buried n-well 140 using contact 150b. Similarly, body-bias may be provided to the NFET 110 by a surface contact 155a, or by a backside contact 155b. An aperture 145 may be provided in the buried n-well 125 so that the bias potential reaches the NFET 110. In general, a PFET 120 or an NFET 110 may be biased by one of the alternative contacts shown.
Depending upon the environmental and operational conditions, a CMOS circuit may require different levels of bias for the transistors. For example, a microprocessor that is executing a computationally intensive routine for a real-time application will typically be biased for maximum speed, whereas during periods of low activity the bias will be adjusted to minimize leakage current.
For a CMOS integrated circuit, the load presented to a circuit providing a body-bias voltage and the bias circuit itself may vary with the environmental and operational conditions of integrated circuit. Thus, the variations in the required body-bias voltage and the load to which it is applied should be taken into account to achieve optimum performance.
Charge pumps are frequently used in integrated circuits to provide a voltage that is larger than the voltage supplied to the integrated circuit. For example, charge pumps are used in certain types of non-volatile memory to provide operating voltages. These operating voltages are typically not subject to the close tolerances that apply to body-bias voltages for threshold voltage adjustment.
SUMMARY OF INVENTION
Thus, a need exists for a system for controlling a charge pump to provide a precise body-bias voltage for transistors in CMOS circuits.
Accordingly, embodiments of the present invention provides a system that uses a servo loop to control a charge pump to produce a desired body-bias voltage. The system accept an input reference voltage that is related to the desired output and can be configured for either NFETs or PFETs.
In an embodiment of the present invention for providing a body-bias for NFETs, the output of a negative charge pump is coupled to a current source by a variable resistor. A first input terminal of a comparator is coupled to the node between the resistor and the current source, and a second input is connected to ground. The output of the comparator is coupled to enable an input of the charge pump, and an enable input of a shunt circuit that is in parallel with a load on the output of the charge pump.
In an embodiment of the present invention for providing a body-bias for PFETs, the output of a positive charge pump is coupled to a current sink at ground by a variable resistor. A first input terminal of a comparator is coupled to a power supply Vdd as a reference, and a second input is coupled to the node between the resistor and the current source. The output of the comparator is coupled to enable an input of the charge pump, and an enable input of a shunt circuit that is in parallel with a load on the output of the charge pump.



BRIEF DESCRIPTION OF THE DRAWINGS
The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention:
Prior Art FIG. 1A shows a conventional CMOS inverter without body-bias connections.
Prior Art FIG. 1B shows a conventional CMOS inverter with body-bias connections.
FIG. 2 shows a block diagram of a feedback controlled body-bias circuit in accordance with an embodiment of the present claimed invention.
FIG. 3 shows a circuit diagram of a negative body-bias supply with a servo loop for NFETs in accordance with an embodiment of the present claimed invention.
FIG. 4 shows a circuit diagram of a positive body-bias supply with a servo loop for PFETs in accordance with an embodiment of the present claimed invention.
FIG. 5A shows a circuit diagram of a servo loop with a negative body-bias supply applied to an NFET in accordance with an embodiment of the present claimed invention.
FIG. 5B shows a circuit diagram of a servo loop with a positive body-bias supply applied to a PFET in accordance with an embodiment of the present claimed invention.



DESCRIPTION OF THE PREFERRED EMBODIMENTS
In the following detailed description of the present invention, a feedback-controlled body-bias circuit, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one skilled in the art that the present invention may be practiced without these specific details. In other instances well known methods, procedures, components, and circuit elements have not been described in detail as not to unnecessarily obscure aspects of the present invention.
FIG. 2 shows a block diagram 200 of an embodiment of the present invention. A charge pump 210 has an output coupled to Cload that represents a substrate or well. Since body-bias is typically applied as a reverse bias to a p-n junction within a CMOS device, the load seen by the body-bias voltage source is generally a capacitive load, however, there is a certain amount of leakage current, represented by Rleak.
An output monitor 205 has a sense input coupled to the output of the charge pump 210. The output of the charge pump is compared to a reference voltage Vref by the output monitor 205. Upon sensing a positive or negative deviation (over-voltage or under-voltage) that exceeds an allowed value, the output monitor provides a control signal to the charge pump circuit 210 and/or a shunt circuit 215.
For an over-voltage condition with loads having a large Cload and large Rleak (small leakage current), simply turning off the charge pump may not result in a sufficiently fast discharge of Cload to the desired value. Accordingly, the shunt 215 may be enabled to provide a discharge path that allows faster correction of the output voltage Vout. FIG. 2 is described in previously incorporated co-pending patent application entitled “Feedback Controlled Body-Bias Voltage Source.”
FIG. 3 shows a circuit diagram 300 of a negative body-bias supply with a servo loop for NFETs in accordance with an embodiment of the present invention. The current source 305 is coupled to the output of the negative charge pump circuit 315 by a variable resistor R. An equivalent load circuit is shown having an Rleak in parallel with a Cload. The negative charge pump circuit 315 and shunt 320 have enable inputs coupled to the output of comparator 310.
The variable resistor R, Shunt 320, comparator 310 and current source 305 are elements of the servo loop that controls the voltage Vpw at the output of the charge pump 315. The basic servo loop feedback is provided by the comparator. Vpw is equal to −IR with respect to the virtual ground at the (+) input of the comparator 310. In a particular embodiment, I is preferably about 10 microamperes.
The magnitude of the voltage drop IR may be adjusted by adjusting the variable resistor R. A description of the variable resistor R shown in FIG. 3 and FIG. 4 is provided in the previously incorporated co-pending patent application entitled “A Precise Control Component for a Substrate Potential Regulation Circuit.”
When the virtual ground potential at the (+) input is above the reference ground potential at the (−) input of the comparator 310, the comparator output is high, enabling the negative charge pump 315 and disabling the shunt 320. With the charge pump on, Vpw is forced lower.
In order to lower Vpw, the charge pump 315 must be able to sink a current that is greater than the output of the current source 305. For sufficiently large values of Rleak, Vpw may tend to rise due to charging of Cload by the current source 305 when the charge pump 315 is off.
Due to the action of the charge pump 315, the virtual ground potential will drop until the virtual ground potential is slightly below the reference ground potential. At this point the comparator output is switched low and the charge pump 315 is disabled and the shunt is enabled. The enabling of the shunt reduces the voltage across Cload.
Although the potential across Cload will tend to drop when the charge pump is turned off due to the presence of Rleak, The shunt provides a faster forced response. The servo loop produces a cycling behavior to maintain Vpw at −IR, in which the charge pump and shunt are alternately enabled and disabled.
In one embodiment, the comparator 315 may be designed with a hysteresis characteristic to provide a dead-band in which neither the charge pump or shunt are enabled. Alternatively, the shunt 320 may be designed with a delay at the enable input.
In one embodiment, the current source 305 sources a current of about 10 microamperes and the shunt 320 and charge pump 315 are cycled at a frequency of about 40 MHz when coupled to a Cload of less than 100 nanofarads (e.g., about 75 nanofarads).
FIG. 4 shows a circuit diagram 400 of a positive body-bias supply with a servo loop for PFETs in accordance with an embodiment of the present invention. A current sink 405 is coupled to the output of the negative charge pump circuit 415 by a variable resistor R. An equivalent load circuit is shown having an Rleak in parallel with a Cload. The positive charge pump circuit 415 and shunt 420 have enable inputs coupled to the output of comparator 310.
The variable resistor R, Shunt 420, comparator 410 and current sink (negative source) 405 are the elements making up the servo loop that controls the voltage Vnw at the output of the charge pump 415. Vnw is equal to Vdd+IR with respect to ground. In a particular embodiment, I is preferably about 10 microamperes.
The comparator 410 has Vsupply that limits the available range of Vdd. For example, if Vsupply is equal to about 2.5 volts, the available range of Vdd is about 0.6 volts to 1.6 volts. In order to maximize the common mode input range of comparator 410 it is preferable to use a comparator that employs both PFETs and NFETs in its input stage.
When the virtual Vdd potential at the (−) input is below the reference Vdd potential at the (+) input of the comparator 410, the comparator output is high, enabling the positive charge pump 415 and disabling the shunt 420. With the charge pump on, Vnw is forced higher.
Due to the action of the charge pump 415, Vnw will rise until the virtual Vdd potential is slightly above the reference Vdd potential. At this point the comparator output is switched low and the charge pump 415 is disabled and the shunt is enabled. The enabling of the shunt reduces the voltage across Cload.
Although the potential across Cload will tend to drop when the charge pump is turned off due to the presence of Rleak, The shunt provides a faster forced response. The servo loop produces a cycling behavior to maintain Vnw at Vdd+IR, in which the charge pump and shunt are alternately enabled and disabled.
In one embodiment, the comparator 415 may be designed with a hysteresis characteristic to provide a dead-band in which neither the charge pump or shunt are enabled. Alternatively, the shunt 420 may be designed with a delay at the enable input.
Descriptions of the variable resistor R and shunt (320, 420) shown in FIG. 3 and FIG. 4 are provided in the previously incorporated co-pending patent applications entitled “A Precise Control Component for a Substrate Potential Regulation Circuit” and “A Charge Stabilizing Component for a Substrate Potential Regulation Circuit.”
FIG. 5A shows a circuit diagram of a servo loop with a negative body-bias supply used to reverse-bias a p-n junction in a CMOS device in accordance with an embodiment of the present claimed invention.
FIG. 5B shows a circuit diagram of a servo loop with a positive body-bias supply used to reverse-bias a p-n junction in a CMOS device in accordance with an embodiment of the present claimed invention.
The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. For example, an integrated circuit having a P-type substrate and an N-well disposed therein is described. More generally, the invention may be used with a semiconductor substrate of either N-type or P-type having a complementary well disposed therein. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents.

## Claims

1. A circuit comprising:
a charge provider circuit operable to receive a control signal and operable to provide a charge to a body-bias voltage source of an integrated circuit responsive to said control signal;
an output monitoring circuit operable to determine, independently of said control signal, whether a voltage at an output node of said charge provider circuit is an over-voltage or an under-voltage that is outside of an acceptable threshold value, wherein said output monitoring circuit is operable, independently of an external signal, to outputs said control signal which is operable to adjust said output node responsive to said determination; and
a shunt circuit operable to provide a discharge path responsive to said control signal based on whether said voltage at said output node exceeds said acceptable threshold value,
wherein said control signal causes said charge provider circuit to provide said charge to said body-bias voltage source based on whether said voltage at said output node is outside of said acceptable threshold value.

2. The circuit of claim 1, wherein said charge provider circuit is a charge pump, and wherein said charge pump is coupled to a substrate.

3. The circuit of claim 1, wherein said shunt circuit comprises an enable input delay.

4. The circuit of claim 1, wherein said output monitoring circuit comprises a comparator.

5. The circuit of claim 1, wherein said output monitoring circuit comprises both NFETs and PFETs in an input stage.

6. The circuit of claim 1, wherein said output of said output monitoring circuit is coupled to said charge provider circuit.

7. A voltage source comprising:
a negative charge provider circuit operable to receive a control signal and operable to provide a negative charge to a body-bias voltage source for an integrated circuit responsive to said control signal;
a comparator operable to determine, independently of said control signal, whether a first voltage at a first input is greater than a reference voltage at a second input, wherein said first voltage is dependent on an output voltage at an output node of said negative charge provider circuit, wherein said comparator is operable, independently of an external signal, to output said control signal in response to said determination, and wherein a voltage of said body-bias voltage source is increased or decreased responsive to said control signal; and
a shunt circuit coupled to an output of said comparator.

8. The voltage source of claim 7, wherein said negative charge provider circuit comprises a negative charge pump, and further comprising:
a current source coupled to said first input; and
a variable resistor coupled between said current source and said negative charge pump, and
wherein said negative charge pump is coupled to a substrate.

9. The voltage source of claim 7, wherein said shunt circuit is also coupled to said negative charge provider circuit, and wherein said shunt circuit is operable to control said output voltage of said negative charge provider circuit responsive to said control signal.

10. The voltage source of claim 9, wherein said shunt circuit is disabled if said negative charge provider circuit is enabled.

11. The voltage source of claim 9, wherein said shunt circuit is operable to reduces said output voltage of said negative charge provider circuit.

12. The voltage source of claim 9, wherein said shunt circuit is operable to provides increased response time of said output voltage.

13. The voltage source of claim 9, wherein said shunt circuit is enabled if said negative charge provider circuit is disabled.

14. The voltage source of claim 9, wherein said shunt circuit comprises a delay at an enable input.

15. The voltage source of claim 7, wherein said output node of said negative charge provider circuit is coupled to a load comprising a reverse-biased p-n junction.

16. A voltage source comprising:
a positive charge provider circuit operable to receive a control signal and operable to provide a positive charge to a body-bias voltage source for an integrated circuit responsive to said control signal;
a comparator operable to determine, independently of said control signal, whether a voltage of an input signal is lower than a reference voltage, wherein said voltage of said input signal is dependent on an output voltage at an output node of said positive charge provider circuit, wherein said comparator is operable, independently of an external signal, to outputs said control signal in response to said determination, and wherein a voltage of said body-bias voltage source is increased or decreased responsive to said control signal; and
a shunt circuit coupled to an output of said comparator.

17. The voltage source of claim 16, wherein said positive charge provider circuit comprises a positive charge pump, and further comprising:
a current sink; and
a variable resistor coupled to said current sink, wherein said variable resistor and said current sink are operable to control an output voltage of said positive charge pump, and
wherein said positive charge pump is coupled to a substrate.

18. The voltage source of claim 16, wherein said shunt circuit is also coupled to said positive charge provider circuit, and wherein said shunt circuit is operable to control said output voltage of said positive charge provider circuit responsive to said control signal.

19. The voltage source of claim 18, wherein said shunt circuit is disabled if said positive charge provider circuit is enabled.

20. The voltage source of claim 18, wherein said shunt circuit is operable to reduces said output voltage of said positive charge provider circuit.

21. The voltage source of claim 18, wherein said shunt circuit is operable to provides increased response time of said output voltage.

22. The voltage source of claim 18, wherein said shunt circuit is enabled if said positive charge provider circuit is disabled.

23. The voltage source of claim 18, wherein said shunt circuit comprises a delay at an enable input.

24. The voltage source of claim 16, wherein said comparator comprises both NFETs and PFETs in an input stage.

25. The voltage source of claim 16, wherein said output node of said positive charge provider circuit is coupled to a load comprising a reverse-biased p-n junction.

26. A circuit comprising:
means for providing a charge to a body-bias voltage source of an integrated circuit responsive to a control signal, wherein said means for providing receives said control signal;
means for determining, independently of said control signal, whether a voltage at an output node of said means for providing said charge is an over-voltage or an under-voltage that is outside of an acceptable threshold value, wherein said means for determining, independently of an external signal, outputs said control signal which is operable to adjust said output node responsive to said determination, and wherein said control signal causes said means for providing said charge to provide said charge to said body-bias voltage source based on whether said voltage at said output node is outside of said acceptable threshold value; and
means for providing a discharge path responsive to said control signal based on whether said voltage at said output node exceeds said acceptable threshold value.

27. The circuit of claim 26, wherein said means for providing said charge is a charge pump, and wherein said charge pump is coupled to a substrate.

28. The circuit of claim 26, wherein said means for providing said discharge path comprises an enable input delay.

29. The circuit of claim 26, wherein said means for determining comprises means for comparing.

30. The circuit of claim 26, wherein said means for determining comprises both NFETs and PFETs in an input stage.

31. The circuit of claim 26, wherein an output of said means for determining is coupled to said means for providing said charge.