# Patent

## Title
Quantizing circuits with variable parameters

## Abstract

Systems, methods, and devices for obtaining data from a data location. The method may include generating a first value by sensing a data location under a first condition and generating a second value by sensing the data location under a second condition. The method may further include combining the first value with the second value to identify data conveyed by the data location.

## Background
CROSS-REFERENCE TO RELATED APPLICATION
This application is a continuation of U.S. patent application Ser. No. 12/436,003, which was filed on May 5, 2009, now U.S. Pat. No. 8,089,387, which issued on Jan. 3, 2012, which is a continuation of U.S. patent application Ser. No. 11/820,011, which was filed on Jun. 15, 2007, now U.S. Pat. No. 7,538,702, which issued on May 26, 2009.


BACKGROUND
1. Field of Invention
Embodiments of the present invention relate generally to memory devices and, more specifically, in a particular embodiment, to quantizing circuits with variable reference signals.
2. Description of Related Art
Generally, memory devices include an array of memory elements and associated sense amplifiers. The memory elements store data, and the sense amplifiers read the data from the memory elements. To read data, for example, a current is passed through the memory element, and the current or a resulting voltage is sensed by the sense amplifier. Conventionally, the sense amplifier senses the current or voltage by comparing it to a reference current or voltage. Depending on whether the current or voltage is greater than the reference, the sense amplifier outputs a value of one or zero. That is, the sense amplifier quantizes the analog signal from the memory element into one of two logic states.
Many types of memory elements are capable of assuming more than just two states. For example, some memory elements are capable of multi-bit (e.g., more than two state) storage. For instance, rather than outputting either a high or low voltage, the memory element may output four or eight different voltage levels, each level corresponding to a different data value. However, conventional sense amplifiers often fail to distinguish accurately between the additional levels because the difference between the levels (e.g., a voltage difference) in a multi-bit memory element is often smaller than the difference between the levels in a single-bit (i.e., two state) memory element. Thus, conventional sense amplifiers often cannot read multi-bit memory elements. This problem may be increased as high performance multi-bit memory elements become increasingly dense, thereby reducing the size of the memory elements and the difference between the levels (e.g., voltage) to be sensed by the sense amplifiers.
A variety of factors may tend to prevent the sense amplifier from discerning small differences in the levels of a multi-bit memory element. For instance, noise in the power supply, ground, and reference voltage may cause an inaccurate reading of the memory element. The noise may have a variety of sources, such as temperature variations, parasitic signals, data dependent effects, and manufacturing process variations. This susceptibility to noise often leads a designer to reduce the number of readable states of the memory element, which tends to reduce memory density and increase the cost of memory.
Conventional sense amplifiers present similar problems in imaging devices. In these devices, an array of light sensors output a current or voltage in response to light impinging upon the sensor. The magnitude of the current or voltage typically depends upon the intensity of the light. Thus, the capacity of the sense amplifier to accurately convert the current or voltage into a digital signal may determine, in part, the fidelity of the captured image. Consequently, noise affecting the sense amplifier may diminish the performance of imaging devices.



BRIEF DESCRIPTION OF DRAWINGS
FIG. 1 illustrates an electronic device in accordance with an embodiment of the present invention;
FIG. 2 illustrates a memory device in accordance with an embodiment of the present invention;
FIG. 3 illustrates a memory array in accordance with an embodiment of the present invention;
FIG. 4 illustrates a memory element in accordance with an embodiment of the present invention;
FIG. 5 illustrates I-V traces of memory elements storing different values, in accordance with an embodiment of the present invention;
FIG. 6 illustrates noise in the bit-line current during a read operation;
FIG. 7 illustrates a quantizing circuit in accordance with an embodiment of the present invention;
FIG. 8 illustrates a delta-sigma sensing circuit in accordance with an embodiment of the present invention;
FIGS. 9 and 10 illustrate current flow during operation of the quantizing circuit of FIG. 8;
FIGS. 11-13 illustrate voltages in the quantizing circuit of FIG. 8 when sensing small, medium, and large currents, respectively;
FIG. 14 is a graph of bit-line current versus counter output for the quantizing circuit of FIG. 8;
FIG. 15 is a graph of count versus quantizing circuit output in accordance with an embodiment of the present invention;
FIG. 16 illustrates an example of a delta-sigma modulator with a variable reference signal in accordance with an embodiment of the present invention;
FIG. 17 illustrates voltages in the delta-sigma modulator of FIG. 16;
FIG. 18 illustrates I-V traces of memory elements storing different values in accordance with an embodiment of the present invention;
FIG. 19 is a flowchart illustrating the operation of the delta-sigma modulator of FIG. 16;
FIG. 20 illustrates an example of a delta-sigma modulator configured to read data from a floating-gate transistor by varying a gate voltage of the floating-gate transistor;
FIG. 21 illustrates I-V traces of floating-gate transistors storing different values over a range of gate voltages;
FIG. 22 is a flow chart illustrating the operation of the delta-sigma modulator of FIG. 20;
FIG. 23 illustrates an example of a delta-sigma modulator configured to vary both a reference voltage and a gate voltage when reading data;
FIG. 24 is a flow chart illustrating the operation of the delta-sigma modulator of FIG. 23; and
FIG. 25 illustrates an example of a system that includes the electronic device of FIG. 2.



DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS
Various embodiments of the present invention are described below. In an effort to provide a concise description of these embodiments, not all features of an actual implementation are described in the specification. It should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which may vary from one implementation to another. Moreover, it should be appreciated that such a development effort might be complex and time consuming but would nevertheless be a routine undertaking of design, fabrication, and manufacture for those of ordinary skill having the benefit of this disclosure.
Some of the subsequently described embodiments may address one or more of the problems with conventional sense amplifiers discussed above. Some embodiments include a quantizing circuit configured to detect small differences in voltages and/or currents. As explained below, the quantizing circuit may sample the measured electrical parameter on multiple occasions and filter, e.g., average or sum, the samples to reduce the impact of noise. As a result, in some embodiments, the quantizing circuit may resolve small differences between voltage or current levels in multi-bit memory elements and/or light sensors, which may allow circuit designers to increase the number of bits stored per memory element and/or the sensitivity of an imaging device. Prior to describing these embodiments and their advantages, the environment in which they may operate is described.
FIG. 1 depicts an electronic device 10 that may be fabricated and configured in accordance with one or more of the present embodiments. The illustrated electronic device 10 includes a memory device 12 that, as explained further below, may include multi-bit memory elements and quantizing circuits. Alternatively, or additionally, the electronic device 10 may include an imaging device 13 having the quantizing circuits.
Myriad devices may embody one or more of the present techniques. For example, the electronic device 10 may be a storage device, a communications device, an entertainment device, an imaging system, or a computer system, such as a personal computer, a server, a mainframe, a tablet computer, a palm-top computer, or a laptop.
FIG. 2 depicts a block diagram of an embodiment of the memory device 12. The illustrated memory device 12 may include a memory array 14, a quantizing circuit 16, a column decoder 18, a column address latch 20, row drivers 22, a row decoder 24, row address latches 26, and control circuitry 28. As described below with reference to FIG. 3, the memory array 14 may include a matrix of memory elements arranged in rows and columns. As will be appreciated, the imaging device 13 (FIG. 1) may include similar features except that in the case of an imaging device 13, the array 14 might comprise an array of imaging elements, such as complementary-metal-oxide semiconductor (CMOS) imaging elements or charge coupled devices (CCDs).
When accessing the memory elements, the control circuitry may receive a command to read from or write to a target memory address. The control circuitry 28 may then convert the target address into a row address and a column address. In the illustrated embodiment, the row address bus 30 transmits the row address to the row address latches 26, and a column address bus 32 transmits column address to the column address latches 20. After an appropriate settling time, a row address strobe (RAS) signal 34 (or other controlling clock signal) may be asserted by the control circuitry 28, and the row address latches 26 may latch the transmitted row address. Similarly, the control circuitry 28 may assert a column address strobe 36, and the column address latches 20 may latch the transmitted column address.
Once row and column addresses are latched, the row decoder 24 may determine which row of the memory array 14 corresponds to the latched row address, and the row drivers 22 may assert a signal on the selected row. Similarly, the column decoder 18 may determine which column of the memory array 14 corresponds with the latched column address, and the quantizing circuit 16 may quantize a voltage or current on the selected column. Additional details of reading and writing are described below.
FIG. 3 illustrates an example of a memory array 14. The illustrated memory array 14 includes a plurality of bit-lines 38, 40, 42, 44, and 46 (also referred to as BL0-BL4) and a plurality of word-lines 48, 50, 52, 54, 56, 58, 60, and 62 (also referred to as WL0-WL7). These bit-lines and word-lines are examples of electrical conductors. The memory array 14 further includes a plurality of memory elements 64, each of which may be arranged to intersect one of the bit-lines and one of the word-lines. In other embodiments, imaging elements may be disposed at each of these intersections.
The memory elements and imaging elements may be referred to generally as data locations, i.e., devices or elements configured to convey data, either stored or generated by a sensor, when sensed by a sensing circuit, such as the quantizing circuits discussed below. The data locations may be formed on an integrated semiconductor device (e.g., a device formed on a single crystal of silicon) that also includes the other components of the memory device 12 (or imaging device 13).
In some embodiments, the illustrated memory elements 64 are flash memory devices. The operation of the flash memory elements is described further below with reference to the FIGS. 4 and 5. It should be noted that, in other embodiments, the memory elements 64 may include other types of volatile or nonvolatile memory. For example, the memory elements 64 may include a resistive memory, such as a phase change memory or magnetoresistive memory. In another example, the memory elements 64 may include a capacitor, such as a stacked or trench capacitor. Some types of memory elements 64 may include an access device, such as a transistor or a diode associated with each of the memory elements 64, or the memory elements 64 may not include an access device, for instance in a cross-point array.
FIG. 4 illustrates a circuit 66 that models the operation of an arbitrarily selected memory element 64, which is disposed at the intersection of WL3 and BL0. This circuit 66 includes a capacitor 68, a pre-drain resistor 70 (RPD), a post-source resistor 72 (RPS), and a ground 74. The resistors 70 and 72 model the other devices in series with the memory element 64 being sensed. The illustrated memory element 64 includes a gate 76, a floating gate 78, a drain 80, and a source 82. In the circuit 66, the drain 80 and source 82 are disposed in series between the pre-drain resistor 70 and the post-source resistor 72. The gate 76 is coupled to WL3. The pre-drain resistor 70, the drain 80, the source 82, and the post-source resistor 72 are disposed in series on the bit-line BL0. The capacitor 68, which models the capacitance of the bit-line, has one plate coupled to ground 74 and another plate coupled to the bit-line BL0, in parallel with the memory elements 64.
Several of the components of the circuit 66 represent phenomenon affecting the memory elements 64 when it is sensed. The pre-drain resistor 70 generally represents the drain-to-bitline resistance of the memory elements 64 coupled to the bit-line above (i.e., up current from) WL3 when these memory elements 64 are turned on, (e.g., during a read operation). Similarly, the post source resistor 72 generally corresponds to the source-to-ground resistance of the memory elements 64 coupled to the bit-line below WL3 when the memory element 64 is sensed. The circuit 66 models electrical phenomena associated with reading the memory elements 64 at the intersection of WL3 and BL0.
The operation of the memory elements 64 will now be briefly described with reference to FIGS. 4 and 5. FIG. 5 illustrates one potential relationship between the bit-line current (IBIT), the word-line voltage (VWL), and the voltage of the floating gate 78 (VFG). As illustrated by FIG. 5, VFG affects the response of the memory element 64 to a given VWL. Decreasing the voltage of the floating gate shifts the I-V curve of the memory elements 64 to the right. That is, the relationship between the bit-line current and a word-line voltage depends on the voltage of the floating gate 78. The memory elements 64 may store data by exploiting this effect.
To write data to the memory elements 64, a charge corresponding to the data may be stored on the floating gate 78. The charge of the floating gate 78 may be modified by applying voltages to the source 82, drain 80, and/or gate 76 such that the resulting electric fields produce phenomenon like Fowler-Northam tunneling and/or hot-electron injection near the floating gate 78. Initially, the memory elements 64 may be erased by applying a word-line voltage designed to drive electrons off of the floating gate 78. In some embodiments, an entire column or block of memory elements 64 may be erased generally simultaneously. Once the memory elements 64 are erased, the gate 76 voltage may be manipulated to drive a charge onto the floating gate 78 that is indicative of a data value. After the write operation ends, the stored charge may remain on the floating gate 78 (i.e., the memory elements 64 may store data in a nonvolatile fashion).
As illustrated by FIG. 5, the value stored by the memory element 64 may be read by applying a voltage, VWL, to the gate 76 and quantizing (e.g., categorizing) a resulting bit-line current, IBIT. Each of the I-V traces depicted by FIG. 5 correspond to a different charge stored on the floating gate, VFG, which should not be confused with the voltage that is applied to the gate, VWL. The difference in floating gate 70 voltage, VFG, between each I-V trace is an arbitrarily selected scaling factor “x.” The illustrated I-V traces correspond to eight-different data values stored by the memory element 64, with a VFG of 0× representing a binary data value of 000, a VFG of 1× representing a binary data value of 001, and so on through VFG of 7×, which represents a binary data value of 111. Thus, by applying a voltage to the gate 76 and measuring the resulting bit-line current, the charge stored on the floating gate 78 may be sensed, and the stored data may be read.
The accuracy with which the bit-line current is quantized may affect the amount of data that a designer attempts to store in each memory element 64. For example, in a system with a low sensitivity, a single bit may be stored on each memory element 64. In such a system, a floating gate voltage VFG of 0× may represent a binary value of 0, and a floating gate voltage VFG of −7× may represent a binary value of one. Thus, the difference in floating gate voltages VFG corresponding to different data values may be relatively large, and the resulting differences and bit-line currents for different data values may also be relatively large. As a result, even low-sensitivity sensing circuitry may discern these large differences in bit-line current during a read operation and correctly categorize the sensed voltage or current. In contrast, high-sensitivity sensing circuitry may facilitate storing more data in each memory element 64. For instance, if the sensing circuitry can distinguish between the eight different I-V traces depicted by FIG. 5, then the memory elements 64 may store three bits. That is, each of the eight different charges stored on the floating gate 78 may represent a different three-bit value: 000, 001, 010, 011, 100, 101, 110, or 111. Thus, circuitry that precisely quantizes the bit-line current ‘BD’ may allow a designer to increase the amount of data stored in each memory element 64.
However, as mentioned above, a variety of effects may interfere with accurate measurement of the bit-line current. For instance, the position of the memory elements 64 along a bit-line may affect RPD and RPS, which may affect the relationship between the word-line voltage VWL and the bit-line current IBIT. To illustrate these effects, FIG. 6 depicts noise on the bit-line while reading from the memory element 64. As illustrated, noise in the bit-line current IBIT may cause the bit-line current IBIT to fluctuate. Occasionally, the fluctuation may be large enough to cause the bit-line current IBIT to reach a level that represents a different stored data value, which could cause the wrong value to be read from the memory elements 64. For instance, if the bit-line current is sensed at time 84, corresponding to an arbitrarily selected peak, a data value of 100 may be read rather than the correct data value of 011. Similarly, if the bit-line current is sensed at time 86, corresponding to an arbitrarily selected local minimum, a data value of 010 may be read rather than a data value of 011. Thus, noise on the bit-line may cause erroneous readings from memory elements 64.
FIG. 7 depicts a quantizing circuit 16 that may tend to reduce the likelihood of an erroneous reading. The illustrated quantizing circuit 16 includes an analog-to-digital converter 88 and a digital filter 90 coupled to each of the bit-lines 38, 40, 42, 44, and 46, respectively. Each bit-line 38, 40, 42, 44, and 46 may connect to a different analog-to-digital converter 88 and digital filter 90. The digital filters 90, in turn, may connect to an input/output bus 92, which may connect to a column decoder 18, a column address latch 20, and/or control circuitry 28 (see FIG. 2).
In operation, the quantizing circuit 16 may quantize (e.g., digitize) analog signals from the memory elements 64 in a manner that is relatively robust to noise. As explained below, the quantizing circuit 16 may do this by converting the analog signals into a bit-stream and digitally filtering high-frequency components from the bit-stream.
The analog-to-digital converter 88 may be a one-bit, analog-to-digital converter or a multi-bit, analog-to-digital converter. In the present embodiment, an analog-to-digital converter 88 receives an analog signal from the memory element 64, e.g., a bit-line current IBIT or a bit-line voltage VBL, and outputs a bit-stream that represents the analog signal. The bit-stream may be a one-bit, serial signal with a time-averaged value that generally represents the time-averaged value of the analog signal from the memory element 64. That is, the bit-stream may fluctuate between values of zero and one, but its average value, over a sufficiently large period of time, may be proportional to the average value of the analog signal from the memory element 64. In certain embodiments, the bit-stream from the analog-to-digital converter 88 may be a pulse-density modulated (PDM) version of the analog signal. The analog-to-digital converter 88 may transmit the bit-stream to the digital filter 90 on a bit-stream signal path 94.
The digital filter 90 may digitally filter high-frequency noise from the bit-stream. To this end, the digital filter 90 may be a low-pass filter, such as a counter, configured to average (e.g., integrate and divide by the sensing time) the bit-stream over a sensing time, i.e., the time period over which the memory element 64 is sensed. (Alternatively, in some embodiments, the digital filter 90 is configured to integrate the bit-stream without dividing by the sensing time.) As a result, the digital filter 90 may output a value that is representative of both the average value of the bit-stream and the average value of the analog signal from the memory element 64. In some embodiments, the digital filter 90 is a counter, and the cut-off frequency of the digital filter 90 may be selected by adjusting the duration of the sensing time. In the present embodiment, increasing the sensing time will lower the cutoff frequency. That is, the frequency response of the digital filter 90 may be modified by adjusting the period of time over which the bit-stream is integrated and/or averaged before outputting a final value. The frequency response of the digital filter 90 is described further below with reference to FIG. 15. For multi-bit memory elements 64, the output from the digital filter 90 may be a multi-bit binary signal, e.g., a digital word that is transmitted serially and/or in parallel.
Advantageously, in certain embodiments, the quantizing circuit 16 may facilitate the use of multi-bit memory elements 64. As described above, in traditional designs, the number of discrete data values that a memory element 64 stores may be limited by sense amps that react to noise. In contrast, the quantizing circuit 16 may be less susceptible to noise, and, as a result, the memory elements 64 may be configured to store additional data. Without the high frequency noise, the intervals between signals representative of different data values may be made smaller, and the number of data values stored by a given memory element 64 may be increased. Thus, beneficially, the quantizing circuit 16 may read memory elements 64 that store several bits of data, e.g., 2, 3, 4, 5, 6, 7, 8, or more bits per memory element 64.
Although the quantizing circuit 16 may sense the signal from the memory element 64 over a longer period of time than conventional designs, the overall speed of the memory device 12 may be improved. As compared to a conventional device, each read or write operation of the memory device 12 may transfer more bits of data into or out of the memory element 64. As a result, while each read or write operation may take longer, more data may be read or written during the operation, thereby improving overall performance. Further, in some memory devices 12, certain processes may be performed in parallel with a read or write operation, thereby further reducing the overall impact of the longer sensing time. For example, in some embodiments, the memory array 14 may be divided into banks that operate at least partially independently, so that, while data is being written or read from one bank, another bank can read or write data in parallel.
FIG. 8 illustrates details of one implementation of the quantizing circuit 16. In this embodiment, the digital filter 90 is a counter, and the analog-to-digital converter 88 is a first-order delta-sigma modulator. The illustrated delta-sigma modulator 88 may include a latched comparator 96, a capacitor 98, and a switch 100. In other embodiments, other types of digital filters and analog-to-digital converters may be employed, such as those described below in reference to FIGS. 17 and 18.
As illustrated, an input of the counter 90 may connect to the bit-stream signal path 94, which may connect to an output of the comparator 96. The output of the comparator 96 may also connect to a gate of the switch 100 by a feedback signal path 102. The output terminal (e.g., source or drain) of the switch 100 may connect in series to one of the bit-lines 38, 40, 42, 44, or 46, and the input terminal of the switch 100 may connect to a reference current source 104 (IREF). One plate of the capacitor 98 may connect to one of the bit-lines 38, 40, 42, 44, or 46, and the other plate of the capacitor 98 may connect to ground.
The illustrated counter 90 counts the number of clock cycles that the bit-stream 94 is at a logic high value or logic low value during the sensing time. The counter may count up or count down, depending on the embodiment. In some embodiments, the counter 90 may do both, counting up one for each clock cycle that the bit-stream has a logic high value and down one for each clock cycle that the bit-stream has a logic low value. Output terminals (D0-D5) of the counter 90 may connect to the input/output bus 92 for transmitting the count. The counter 90 may be configured to be reset to zero or some other value when a reset signal is asserted. In some embodiments, the counter 90 may be a series connection of D-flip flops, e.g., D-flip flops having SRAM or other memory for storing an initial value and/or values to be written to the memory element 64.
In the illustrated embodiment, the clocked comparator 96 compares a reference voltage (VREF) to the voltage of one of the bit-lines 38, 40, 42, 44, or 46 (VBL), which may be generally equal to the voltage of one plate of the capacitor 98. The comparator 96 may be clocked (e.g., falling and/or rising edge triggered), and the comparison may be performed at regular intervals based on the clock signal, e.g., once per clock cycle. Additionally, the comparator 96 may latch, i.e., continue to output, values (VFB) between comparisons. Thus, when the clock signals the comparator 96 to perform a comparison, if VBL is less than VREF, then the comparator 96 may latch its output to a logic low value, as described below in reference to FIG. 9. Conversely, if VBL is greater than VREF, then the comparator 96 may latch a logic high value on its output, as described below in reference to FIG. 10. As a result, the illustrated comparator 96 outputs a bit-stream that indicates whether VBL is larger than VREF, where the indication is updated once per clock cycle.
Advantageously, in some embodiments, the quantizing circuit 16 may include a single comparator (e.g., not more than one) for each column of multi-level memory elements 64. In contrast, conventional sense amplifiers often include multiple comparators to read from a multi-bit memory cell, thereby potentially increasing device complexity and cost.
The capacitor 98 may be formed by capacitive coupling of the bit-lines 38, 40, 42, 44, and 46. In other designs, this type of capacitance is referred to as parasitic capacitance because it often hinders the operation of the device. However, in this embodiment, the capacitor 98 may be used to integrate differences between currents on the bit-lines 38, 40, 42, 44, or 46 and the reference current to form the bit-stream, as explained further below. In some embodiments, the capacitor 98 may be supplemented or replaced with an integrated capacitor that provides greater capacitance than the “parasitic” bit-line capacitance.
The illustrated switch 100 selectively transmits current IREF from the reference current source 104. In various embodiments, the switch 100 may be a PMOS transistor (as illustrated in FIGS. 8-10) or an NMOS transistor (as illustrated in FIG. 17) controlled by the VFB signal on the feedback signal path 102.
The operation of the quantizing circuit 16 will now be described with reference to FIGS. 9-12. Specifically, FIGS. 9 and 10 depict current flows in the quantizing circuit 16 when the comparator 96 is latched low and high, respectively. FIG. 11 illustrates VBL, the bit-stream output from the comparator 96, and the corresponding increasing count of the counter 90 for a relatively small bit-line current. FIG. 12 depicts the same voltages when measuring a medium sized bit-line current, and FIG. 13 depicts these voltages when measuring a relatively large bit-line current.
To sense the current through the memory element 64, the illustrated delta-sigma modulator 88 exploits transient effects to output a bit-stream representative of the bit-line current IBIT. Specifically, the delta-sigma modulator 88 may repeatedly charge and discharge the capacitor 98 with a current divider that subtracts the bit-line current IBIT from the reference current IREF. Consequently, a large current through the memory element 64 may rapidly discharge the capacitor 98, and a small current through the memory element 64 may slowly discharge the capacitor 98.
To charge and discharge the capacitor 98, the delta-sigma modulator 88 switches between two states: the state depicted by FIG. 9 (hereinafter “the charging state”) and the state depicted by FIG. 10 (hereinafter “the discharging state”). Each time the delta-sigma modulator 88 transitions between these states, the bit-stream changes from a logic high value to a logic low value or vice versa. The proportion of time that the delta-sigma modulator 88 is in the state illustrated by either FIG. 9 or FIG. 10 may be proportional to the size of the bit-line current IBIT through the memory element 64. The larger the bit-line current IBIT, the more time that the delta-sigma modulator 88 is in the state illustrated by FIG. 9, rather than the state illustrated by FIG. 10, and the more time that the bit-stream has a logic low value.
Starting with the charging state (FIG. 9), the capacitor 98 may initially accumulate a charge (e.g., become more charged). To this end, the output of the comparator 96 is latched to logic low, which, as mentioned above, may occur when VBL is less than VREF. The logic low may be conveyed to switch 100 by the feedback signal path 102, and the switch 100 may close, thereby conducting the reference current IREF through one of the bit-lines 38, 40, 42, 44, or 46, as indicated by the larger arrows in FIG. 9. A portion of the electrons flowing through the reference current source 104 may be accumulated by the capacitor 98, as indicated by the smaller-horizontal arrows, and the remainder may be conducted through the memory element 64, i.e., the bit-line current IBIT, as indicated by the smaller vertical arrows. Thus, the capacitor 98 may accumulate a charge, and VBL may increase.
The comparator 96 and the reference current source 104 may cooperate to charge the capacitor 98 for a discrete number of clock cycles. That is, when the delta-sigma modulator 88 transitions to the charging state, the delta-sigma modulator 88 may remain in this state for an integer number of clock cycles. In the illustrated embodiment, the comparator 96, the output of which is latched, changes state no more than once per clock cycle, so the switch 100, which is controlled by the output of the comparator 96, VFB, conducts current for a discrete number of clock cycles. As a result, the reference current source 104 conducts current IREF through the bit-line and into the capacitor 98 for an integer number of clock cycles.
After each clock cycle of charging the capacitor 98, the delta-sigma modulator 88 may transition from the charging state to the discharging state, which is illustrated by FIG. 10, depending on the relative values of VBL and VREF. Once per clock cycle (or at some other appropriate interval, such as twice per clock cycle), the comparator 96 may compare the voltage of the capacitor VBL to the reference voltage VREF. If the capacitor 98 has been charged to the point that VBL is greater than VREF, then the output of the comparator 96 may transition to logic high, as illustrated in FIG. 10. The logic high signal may be conveyed to the switch 100 by the feedback signal path 102, thereby opening the switch 100. As a result, the reference current source 104 may cease conducting current through the memory element 64 and into the capacitor 98, and the capacitor 98 may begin to discharge through the memory element 64.
In the present embodiment, the delta-sigma modulator 88 discharges the capacitor 98 for a discrete number of clock intervals. After each clock cycle of discharging the capacitor 98, the delta-sigma modulator 88 compares VBL to VREF. If VBL is still greater than VREF, then the comparator 96 may continue to output a logic high signal, i.e., VFB=1, and the switch 100 remains open. On the other hand, if enough current has flowed out of the capacitor 98 that VBL is less than VREF, then the comparator 96 may output a logic low signal, i.e., VFB=0, and the switch 100 may close, thereby transitioning the delta-sigma modulator 88 back to the charging state and initiating a new cycle.
The counter 90 may count the number of clock cycles that the delta-sigma modulator 88 is in either the charging state or the discharging state by monitoring the bit-stream signal path 94. The bit-stream signal path 94 may transition back and forth between logic high and logic low with the output of the comparator 96, VFB, and the counter 90 may increment and/or decrement a count once per clock cycle (or other appropriate interval) based on whether the bit-stream is logic high or logic low. After the sensing time has passed, the counter 90 may output a signal indicative of the count on output terminals D0-D5. As explained below, the count may correspond, e.g., proportionally, to the bit-line current, IBIT.
FIGS. 11-13 illustrate voltages VFB and VBL in the quantizing circuit 16 when reading data from a memory element 64. Specifically, FIG. 11 illustrates a low-current case, in which the value stored by the memory element 64 is represented by a relatively low bit-line current. Similarly, FIG. 12 illustrates a medium-current case, and FIG. 13 illustrates a high-current case. In each of these figures, the ordinate of the lower trace represents the voltage of the bit-stream signal path 94, VFB, and the ordinate of the upper trace illustrates the bit-line voltage, VBL. The abscissa in each of the traces represents time, with the lower trace synchronized with the upper trace, and the duration of the time axes is one sensing time 106.
As illustrated by FIG. 11, the counter 90 is initially preset to zero (or some other appropriate value) by applying a reset signal. In some embodiments, the delta-sigma modulator 88 may undergo a number of start-up cycles to reach steady-state operation before initiating the sensing time and resetting the counter 90. At the beginning of the illustrated read operation, the delta-sigma modulator 88 is in the charging state, which charges the capacitor 98 and increases VBL, as indicated by dimension arrow 108. At the beginning of the next clock cycle, the comparator 96 compares the bit-line voltage to the reference voltage and determines that the bit-line voltage is greater than the reference voltage. As a result, the bit-stream signal path 94 (VFB) transitions to a logic high voltage, and the delta-sigma modulator 88 transitions to the discharging state. Additionally, the counter 90 increments the count by one to account for one clock cycle of the bit-stream signal 94 holding a logic low value. Next, the charge stored on the capacitor 98 drains out through the memory element 64, and the bit-line voltage drops until the comparator 96 determines that VBL is less than VREF, at which point the cycle repeats. The cycle has a period 112, which may be divided into a charging portion 114 and a discharging portion 116. Once during each cycle in the sensing time 106, the count stored in the counter 90 may increase by one. At the end of the sensing time 106, the counter 90 may output the total count.
A comparison of FIG. 11 to FIGS. 12 and 13 illustrates why the count correlates with the bit-line current. In FIG. 13, the high-current case, the stored charge drains from the capacitor 98 quickly, relative to the other cases, because the bit-line current IBIT is large and, as a result, the delta-sigma modulator 88 spends more time in the charging state than the discharging state. As a result, the bit-stream has a logic low value for a large portion of the sensing time 106, thereby increasing the count.
The capacitance of the capacitor 98 may be selected with both the clock frequency and the range of expected bit-line currents in mind. For example, the capacitor 98 may be large enough that the capacitor 98 does not fully discharge (e.g., saturate) when the bit-line current IBIT is either at its lowest expected value or at its highest expected value. That is, in some embodiments, the capacitor 98 generally remains in a transient state while reading the memory element 64. Similarly, the frequency at which the comparator 96 is clocked may affect the design of the capacitor 98. A relatively high frequency clock signal may leave the capacitor 98 with relatively little time to discharge or saturate between clock cycles, thereby leading a designer to choose a smaller capacitor 98.
Similarly, the size of the reference current may be selected with the range of expected bit-line currents in mind. Specifically, in certain embodiments, the reference current is less than the largest expected bit-line current IBIT, so that, in the case of maximum bit-line current IBIT, the capacitor 98 can draw charge from the reference current while the rest of the reference current flows through the memory element 64.
FIG. 14 illustrates the relationship between the bit-line current IBIT and the count for the presently discussed embodiment. As illustrated by FIG. 14, the count corresponds with (e.g., is generally proportional to) the bit-line current IBIT. This relationship is described by the following equation (Equation 1), in which NST represents the number of clock cycles during the sensing time:

IBIT/IREF=Count/NST 

Thus, in the illustrated embodiment, the count corresponds with (e.g., is indicative of) the bit-line current IBIT, which corresponds with the value stored by the memory element 64.

Advantageously, the quantizing circuit 16 may quantize (e.g., categorize) the bit-line current IBIT as falling into one of a large number of categories, each of which is represented by an increment of the count. In doing so, in some embodiments, the quantizing circuit 16 may resolve small differences in the bit-line current IBIT. The resolution of the quantizing circuit 16 may be characterized by the following equation (Equation 2), in which IMR represents the smallest resolvable difference in bit-line current IBIT, i.e., the resolution of the quantizing circuit 16:

IMR=IREF/NST 

Thus, the resolution of the quantizing circuit 16 may be increased by increasing the sensing time or the clock frequency or by decreasing IREF, which may limit the maximum cell current since IMR is less than IREF.

The resolution of the quantizing circuit 16 may facilitate storing multiple bits in the memory element 64 or sensing multiple levels of light intensity in an image sensor element. For example, if the quantizing circuit 16 is configured to quantize (e.g., categorize) the bit-line current IBIT into one of four different levels, then the memory element 64 may store two-bits of data or, if the quantizing circuit 16 is configured to categorize the bit-line current IBIT into one of eight different current levels, then the memory element 64 may store three-bits of data. For the present embodiment, the number of bits stored by the memory element 64 may be characterized by the following equation (Equation 3), in which NB represents the number of bits stored by a memory element 64 and IRANGE represents the range of programmable bit-line currents through the memory element 64:

NB=log(IRANGE/IMR)/log 2

In short, in the present embodiment, greater resolution translates into higher density data storage for a given memory element 64.

FIG. 15 is a graph that illustrates one way in which the counter 90 may be configured to further reduce the effects of noise. In FIG. 15, the abscissa represents the count, and the ordinate represents the output of the quantizing circuit 16. In the present embodiment, the three-least-significant digits of the count are disregarded as potentially corrupted by noise. That is, D0-D2 (FIG. 8) either do not connect to the input/output bus 92 or are not interpreted as conveying data that is stored by the memory element 64. As a result, a range of counter values may represent a single data value stored by the memory element 64. For example, in the present embodiment, count values ranging from 00 1000 to 00 1111 are construed as representing a data value of 001. Representing data in this manner may further reduce the effects of noise because, even if noise affects the count, in many embodiments, it would have to affect the count in a consistent manner over a substantial portion of the sensing time to affect the more significant digits of the count. That is, disregarding less significant digits may lower the cutoff frequency of the counter 90. In other embodiments, fewer, more, or no digits may be truncated from the count as potentially representing noise.
Truncating less significant digits may introduce a rounding error, or a downward bias, in the output. This effect may be mitigated by presetting (e.g., driving latches to a particular state in advance of counting or storing a value in memory) the counter 90 in a manner that accounts for this bias. The counter 90 may be preset either before reading from the memory element 64 or before writing to the memory element 64. In some embodiments, the preset value may be one-half of the size of the range of counter values that represent a single output value. In other words, if m digits are truncated from the output, then the counter 90 may be preset to one-half of 2m before reading from a memory element 64 or before writing to the memory element 64. In some embodiments, the memory in the counter 90 may store this preset value.
In some of the previously described embodiments, the reference voltage VREF is generally constant while sensing the data location 64. This is not necessarily the case in the embodiment of FIG. 16, which illustrates an example of a quantizing circuit 120 with a varying reference voltage VREF. Quantizing circuit 120 may read data by sensing the data location 64 under changing conditions, e.g., different bit-line voltages VBL, which may be altered by changing the reference voltage VREF. (Varying a parameter, such as a voltage or current results in a change in, or different, conditions.) As described below, the response of the data location 64 to each condition, as well as the change in its response to each change in conditions, may convey information about stored data. Further, this information may be aggregated to improve the precision with which the quantizing circuit 120 writes to, and reads from, the data location 64. These features are described further below, after the components and operation of the quantizing circuit 120 are described.
The illustrated quantizing circuit 120 includes the features of the previously described quantizing circuit 16 (FIG. 8) along with some additional components. Among the additional components are a controller 122 and an interfuser 124, e.g., a component configured to identify a quantity (e.g., a charge on a floating gate) based on multiple measurements indicative of that quantity. Specific examples of how the interfuser 124 may combine measurements are described below.
These additional components 122 and 124 may communicate with other portions of the quantizing circuit 120. In the present embodiment, the controller 122 communicates with three other components: an inverting input of the comparator 96 via a reference signal path 126, an input of the counter 90 via a reset signal path 128, and an input of the interfuser 124 via a state signal path 130. The illustrated interfuser 124 may connect (e.g., directly or indirectly) to both the counter 90 and the input/output bus 92 via a plurality of digit signal paths labeled D0-D5. Other embodiments may include more or fewer digit signal paths. In some embodiments, the number of digit signal paths coupling the interfuser 124 to the counter 90 may be different (i.e., less or more) than the number of digit signal paths coupling the interfuser 124 to the input/output bus 92.
Like some of the previously described embodiments, the components of the illustrated quantizing circuit 120 may be formed on an integrated semiconductor device. However, in some embodiments, one or more of the components of the illustrated quantizing circuit 120 may be disposed on another chip or device.
The illustrated controller 122 may be configured to coordinate the operation of the quantizing circuit 120. For example, the controller 122 may vary a parameter, such as the reference voltage VREF applied to the inverting input of the comparator 96. In some embodiments, the controller 122 may vary VREF according to a process described below in reference to FIG. 19. When VREF changes, the controller 122 may also signal the interfuser 124 on the state signal path 130, thereby indicating that the quantizing circuit 120 is sensing the data location 64 under a different set of conditions. In certain embodiments, when sending the state change signal, the controller 122 may also transmit a reset signal to the counter 90, which may cause the counter 90 to shift its count to the interfuser 124 and reset the count. Specific sequences of these signals are described below.
The operation of the quantizing circuit 120 will now be described with reference to the following figures: FIG. 17, which illustrates voltages in the quantizing circuit over time; FIG. 18, which illustrates the response of a floating-gate transistor to different source-to-drain voltages and floating gate charges; and FIG. 19, which illustrates a process for using data from FIG. 17 to identify a floating gate charge in FIG. 18.
As noted, FIG. 17 illustrates voltages in the quantizing circuit 120 when reading data from the data location 64. Specifically, the top portion of FIG. 17 illustrates the bit-line voltage VBL over time, and the lower trace illustrates the complement of the feedback voltage VFB (i.e., the bit-stream) over time. In the figure, the illustrated time period is divided into two portions: a first sensing time 132 and a second sensing time 134. Between these two time periods 132 and 134, the reference voltage VREF changes from a low reference voltage to a high reference voltage. Within a time period 132 or 134, in this embodiment, the reference voltage is generally constant. The change in the reference voltage VREF may be larger than it appears in the figure. To depict variation in the bit-line voltage VBL, the difference between VREF-LOW and VREF-HIGH is compressed.
With the exception of the change in reference voltage VREF, the traces illustrated by FIG. 17 are similar to those discussed above with reference to FIGS. 11-13. As previously described, the delta-sigma modulator 88 (FIG. 16) may attempt to keep the bit-line voltage VBL above the reference voltage VREF by elevating the feedback voltage VFB whenever the bit-line voltage VBL is less than the reference voltage VREF. As described, elevating the feedback voltage VBL (or its compliment, in some embodiments) turns on the current switch 100, and as a result, the reference current IREF flows into the bit-line, thereby elevating its voltage VBL. Thus, the ratio of the sensing time that VBL is high is proportional to the current leaving the bit-line IBIT through the data location 64.
In this embodiment, when VREF increases, the set-point of the delta-sigma modulator 88 changes and VBL rises, thereby driving more current IBIT through the data location 64 to ground 74. As a result, in this embodiment, the count accumulates faster during the second sensing time 134 than during the first sensing time 132, because a higher VREF leads to a higher VBL, which drives a larger bit-line current IBIT to ground 74. A larger IBIT may cause VFB to remain at logic high for more time to accommodate the larger bit-line current IBIT, and the count may accumulate faster.
The change that results from changing VREF may depend on the type of data location and its state. An example of the relationship between bit-line current IBIT and bit-line voltage VBL is illustrated by FIG. 18. In this embodiment, the data location 64 is a floating-gate transistor, so higher source-to-drain voltages VBL may tend to produce larger currents through the data location 64 IBIT. This effect may depend, in part, on the charge on the floating gate VFG, as indicated by the eight-different traces, corresponding to eight-different floating gate charges, labeled 0× through −7×, where x is an arbitrarily selected scaling constant.
For each of the traces, both the current at a given voltage and the overall shape of the trace may be distinct from the other traces. For example, in the trace corresponding to a floating gate charge of −6×, VREF-LOW produces a bit-line current I1, and VREF-HIGH produces a bit-line current I2. Not only are both of these currents I1 and I2, considered alone, different from the IBIT through transistors with different VFG at the same VBL, the relationship between I1 and I2 is also different for each VFG. Specifically, in this embodiment, the slope of each trace changes depending on VFG. Thus, in this embodiment, given the two coordinates represented by I1 and I2, each trace has three distinguishing characteristics: the value of I1, the value of I2, and the slope from VREF. Low to VREF-HIGH. This additional information about the response of the data location 64 to different voltages can be used to identify the floating gate charge and, thereby, read data.
In some embodiments, the quantizing circuit 120 may read data by performing a sensing process 140 illustrated by FIG. 19. The illustrated process 140 begins with determining a first value by sensing a data location at a first voltage, as illustrated by block 142. In certain embodiments, determining the first value may include holding the data location 64 (FIG. 16) at a first voltage VREF-LOW with the delta-sigma modulator 88 and determining a first count (hereinafter referred to as C1) based on a bit-stream output from the delta-sigma modulator 88.
After C1 is generated, the controller 124 may signal the interfuser 124 to latch the output of the counter 90 and, thereby, receive the first value. Thus, the interfuser 124 may include memory. Also, in some embodiments, the controller 122 may reset the counter 90 to prepare the counter to generate a second value under different conditions.
Next in the process 140, a second value is generated by sensing the data location at a second voltage, as illustrated by block 144. The second value may be a count (referred to as C2) from the delta-sigma modulator 88 (FIG. 16). In some embodiments, the second voltage may be different from the first voltage, e.g., higher, or lower. For instance, the second voltage may be VREF-HIGH.
The second value may be generated generally consecutively with, e.g., immediately after, determining the first value. However, in some embodiments, there may be a waiting period between determining the first value and the second value. For example, the controller 122 in the quantizing circuit 120 (FIG. 16) may delay the start of the second count while the delta-sigma modulator 88 reaches steady state operation under the new reference voltage, VREF-HIGH. In other embodiments, the second value may be added to the first value, and the counter 90 may continue counting as the reference voltage VREF changes.
After determining the first value and the second value, they may be combined to identify data stored by the data location, as illustrated by block 146 (FIG. 19). Combining these values may include applying the values to a data fusion algorithm, i.e., an algorithm that generates a single output value based on two or more input values. An example is described below in reference to the quantizing circuit 120 of FIG. 16.
After the second count C2 is generated, the controller 122 may signal the interfuser 124 to latch the outputs of the counter 90 and receive the second count C2, and this second value may be combined with the first value to identify the data stored by the data location 64. In some embodiments, the interfuser 124 may combine the first value with its second value according to an equation. That is, the data may be a function of C1 and C2, which are sensed under different conditions. Below, is an example of such an equation (Equation 4), in which E1, E2, and E3 are empirically or analytically determined constants:

Data=E1·C1·+E2·C2+E3(C2−C1)/(VREF-HIGH−VREFLOW)

The constants E1, E2, and E3 may be determined by testing or modeling the operation of a data location. The constants E1, E2, and E3 may be selected to minimize the likelihood of an erroneous reading. By changing these values, different weights may be attached to different terms depending on its descriptive strength. In some embodiments, VREF-HIGH and VREF-LOW may be generally fixed or constant, and the reciprocal of their difference may be incorporated into the constant E3.
In other embodiments, a variety of other equations or sensor fusion techniques may be employed to identify the stored data. Examples of other types of sensor fusion algorithms include a Kalman filter, a Bayesian network, or a neural network.
In some embodiments, additional values may be generated by sensing the data location 64 at other voltages. For instance, a third value may be generated at a third voltage, and a fourth value may be generated at a fourth voltage. These additional values may be combined with the first and the second values to identify data stored by the data location.
Other embodiments may read data by applying multiple stimuli to different kinds of data locations. For instance, the data location 64 may be a photo-diode, a CCD device, a CMOS image sensor, a phase change memory, a magneto-resistive memory, or other type of resistive memory.
The illustrated process 140 may combine the separate values to identify the stored data with greater precision than with an individual value. For example, sensing the floating-gate transistor characterized in FIG. 18 at two different voltages may provide more information to select among the traces illustrated by FIG. 18 and determine the best-fit profile. Thus, by measuring a profile of the data location 64 (i.e., the response of the data location to a stimulus under changing conditions), the state of the data location can be identified with greater fidelity, and the stored data can be read more precisely.
While some of the embodiments described above vary the source-to-drain voltage of a floating-gate transistor, other embodiments may vary other parameters, such as the gate-to-source voltage. FIG. 20 illustrates an example of such a quantizing circuit 148. As described below, the illustrated quantizing circuit 148 may read data from the floating-gate transistor 150 by sensing a response of the floating-gate transistor 150 to two or more different gate voltages.
The illustrated quantizing circuit 148 includes a controller 152 that connects to the interfuser 124 via the state signal path 130, the counter 90 via the reset signal path 128, and the gate of the floating-gate transistor 150 via a word line 154. Like several of the other embodiments described herein, both the controller 152 and the other components of the quantizing circuit 148 may be formed on an integrated semiconductor device, for example, or these components may be formed on separate chips, for example in a multi-chip module or on a printed circuit board.
The operation of the quantizing circuit 148 will now be described with reference to both FIG. 21, which illustrates the relationship of the gate-to-source voltage (VGS) of the floating-gate transistor 150 to the bit-line current IBIT for eight-different values stored on the floating gate of the floating-gate transistor 150, and FIG. 22, which is a flow chart depicting an example of a process for reading data from the floating-gate transistor 150.
FIG. 21 illustrates I-V traces for a variety of data values stored by the floating-gate transistor 150, e.g., different quanta of charge on its floating gate. The ordinate of FIG. 21 represents the bit-line current IBIT, and the abscissa of FIG. 21 represents the voltage between the gate of the floating-gate transistor 150 and the source of the floating-gate transistor 150 VGS. In the illustrated embodiment, the source of the floating-gate transistor 150 is coupled to ground 74, so VGS may be approximately equal to the voltage of the word line 154, which as described below, may be controlled by the controller 152.
As mentioned, FIG. 22 illustrates an example of a reading process 156, which may be executed by certain embodiments of the quantizing circuit 148 (FIG. 20). The illustrated process 156 begins with sensing a first value by sensing a data location at a first gate voltage, as illustrated by block 158. (As used herein, the word “sensing” is distinguished from the word “reading” in that reading includes identifying stored data whereas sensing includes merely measuring or quantifying some parameter, which may correspond to stored data, either directly or indirectly, and which may be used to read stored data, either directly or through subsequent processing, e.g., through Equation 4 above.) Sensing a first value may include sensing a response of the floating-gate transistor 150 to a gate voltage that generally corresponds to VwL-LOw in FIG. 21. In some embodiments, VWL-LOW may be generally equal to ground 74.
Sensing the first value may include resetting the counter 90 by asserting the reset signal 128 and signaling the interfuser 124 that the first value is being sensed by asserting a signal on the state signal path 130. For example, the controller 168 may signal the interfuser 124 to latch a count from the counter 90 at the end of a first sensing time. At the end of the first sensing time, the count of the counter 90 may generally correspond to the first value.
Next in the process 156 (FIG. 22), a second value of may be sensed by sensing a data location at a second gate voltage, as illustrated by block 160. The second gate voltage may be different from the first gate voltage, as illustrated by FIG. 21. As illustrated, the second gate voltage may correspond to VWL-HIGH, which may be larger in magnitude than VWL-LOW, e.g., approximately 500 mV, or it may be less than VWL-LOW. In some embodiments, the difference between VWL-LOW and VWL-HIGH may be generally constant and predetermined, or it may vary and be determined at runtime. Similarly, the values of VWL-LOW and VWL-HIGH may be generally constant and predetermined, or they may vary and be determined at runtime.
Before beginning to sense the second value, the controller 152 may reset the counter 90 and signal the interfuser 124 that the second value is being sensed, e.g., by signaling the interfuser 124 to latch the second value. In some embodiments, the counter 90 may output the first value and the second value after both are sensed. The controller 152 may delay between ending the first sensing time and initiating the second sensing time to allow the quantizing circuit 148 to reach steady-state operation, or the controller 152 may begin the second sensing time concurrent to the first sensing time.
In the embodiment illustrated by FIG. 21, if the voltage of the floating gate corresponds to trace 162, the first value may correspond to a bit-line current of I1, and the second value may correspond to a bit-line current of I2. Thus, in this embodiment, I2 is greater than I1, but in other embodiments, e.g., embodiments with other types of data locations, the traces may have a different shape.
Next, in the process of 156 (FIG. 22), the first value may be combined with the second value to identify data conveyed by the data location, as illustrated by block of 164. Combining the first value with the second value may include receiving the first value and the second value in the interfuser 124 from the counter 90 and signaling the interfuser 124 to combine the first value with the second value via the state signal path 130. As with several of the previously described embodiments, the interfuser 124 may combine the values with a variety of mathematical operations, including addition, subtraction, multiplication, and division. For example, the interfuser 124 may calculate a sum of the first value and the second value or a difference between the first value and the second value. In some embodiments, the interfuser 124 may calculate a slope using the first value, the second value, and the difference between VWL-LOW and VWL-HIGH. In a specific example, the first value and second value may be combined using Equation 4 described above by letting C1 equal of the first value and C2 equal a second value.
In other embodiments, additional values may be sensed at different gate voltages. For example, a third value may be sensed by sensing the floating-gate transistor 150 at a third gate voltage, which may be different from both the first gate voltage and the second gate voltage. Combining the first value, the second value, and the third value may, in some embodiments, include calculating a second-order derivative.
The process 156 may be used both when reading from and when writing to the floating-gate transistor 150. When writing to the floating-gate transistor 150, in some embodiments, the charge on the floating gate may be incrementally adjusted until the charge corresponds to the data being written to the floating-gate transistor 150. Between each adjustment of the charge, the floating-gate transistor 150 may be read with the process 156 to determine whether the floating-gate transistor 150 stores the correct value. If the floating-gate transistor 150 stores the correct value, the writing process may stop. Otherwise, the charge may be adjusted by another increment.
FIG. 23 illustrates another example of a quantizing circuit 166, which as described below, may be configured to vary two or more different parameters. In this embodiment, a controller 168 connects to both the inverting input of the comparator 96 via the reference voltage signal path 126 and the gate of the floating-gate transistor 150 via the word line 154. The controller 168 may be configured to vary both the gate voltage of the floating-gate transistor 150 VGS and the reference voltage VREF, either at substantially the same time, in sequence, or both.
The quantizing circuit 166, in certain embodiments, may execute a reading process 170 illustrated by FIG. 24. The illustrated process 170 begins with sensing a first value by sensing a data location (e.g., the floating-gate transistor 150) at a first gate voltage and a first reference voltage, as illustrated by block 172. This act may also include resetting or presetting the counter 90 via the reset signal path 128 before sensing the first value. The first value may correspond to a count generated by the counter 90 during a first sensing time, and this count may be transferred to the interfuser 124 (e.g., latched) at the end of the first sensing time. After the count is transferred, the counter 128 may be reset, and the controller 168 may pause while the quantizing circuit 166 reaches steady state. In some embodiments, the controller 168 may identify the first value to the interfuser 124 via the state signal path 130.
Next in the process 170 (FIG. 24), a second value may be sensed by sensing the data location at a second gate voltage and the first reference voltage, as illustrated by block 174. As with the previous act, this act may include resetting the counter before sensing the second value and identifying the second value to the interfuser 124. The second gate voltage may be different from the first gate voltage, for example, more than 500 mV larger.
After sensing the second value, a third value may be sensed by sensing the data location at the first gate voltage and a second reference voltage, as illustrated by block 176. The second reference voltage may be different from the first reference voltage used in the preceding to acts illustrated by the blocks 172 and 174, e.g., more than 500 mV larger. This act may include resetting the counter 90 before determining the third value during a third sensing time and identifying the third value to the interfuser 124. The interfuser 124 may store the first value and the second value in memory while waiting for the third value, and in some embodiments, the interfuser 124 may store all three values in memory at generally the same time.
In some embodiments, the third value may be sensed when the data location is at the second gate voltage and the second reference voltage rather than when the data location is that the first gate voltage and the second reference voltage. In other embodiments, a fourth value may be sensed under these conditions. Other embodiments include sensing the data location with each permutation of three different gate voltages and three different reference voltages to gather nine values.
Next in the process 170 (FIG. 24), the first value may be combined with the second and third values to identify data conveyed by the data location, as illustrated by block 178. In some embodiments, to initiate this act, the controller 168 may signal the interfuser 124 via the state signal path 130 to combine these values and output them on the input/output bus 92. As with many of the other embodiments, combining may take a variety of forms, including those described above. By way of example, the values may be combined with the following equation (Equation 5), in which C1, C2, and C3 corresponds to the first, second, and third values respectively and E1, E2, and E3 are empirically or analytically determined constants:

Data=E1·C1·+E2·C2+E3·C3 

Thus the process 170 may read data by sensing a plurality of values under different conditions and combining the values to identify stored data. Sensing the values under differing conditions may tend to increase the resolution of the quantizing circuit 166 because the values may correspond to a profile of the data location rather than just a response of the data location to a single stimulus. Thus, much like knowing a persons height and weight is more useful for identifying a person than having two measurements of their height, the plurality of values sensed by the quantizing circuit may tend to aid in identifying data stored by the data locations.
FIG. 25 depicts an exemplary processor-based system 310 that includes the memory device 12 (FIG. 2). Alternatively or additionally, the system 310 may include the imaging device 13. The system 310 may be any of a variety of types such as a computer, pager, cellular phone, personal organizer, control circuit, etc. In a typical processor-based system, one or more processors 312, such as a microprocessor, control the processing of system functions and requests in the system 310. The processor 312 and other subcomponents of the system 310 may include quantizing circuits, such as those discussed above.
The system 310 typically includes a power supply 314. For instance, if the system 310 is a portable system, the power supply 314 may advantageously include a fuel cell, permanent batteries, replaceable batteries, and/or rechargeable batteries. The power supply 314 may also include an AC adapter, so the system 310 may be plugged into a wall outlet, for instance. The power supply 314 may also include a DC adapter such that the system 310 may be plugged into a vehicle cigarette lighter, for instance.
Various other devices may be coupled to the processor 312 depending on the functions that the system 310 performs. For instance, a user interface 316 may be coupled to the processor 312. The user interface 316 may include buttons, switches, a keyboard, a light pen, a mouse, a digitizer and stylus, and/or a voice recognition system, for instance. A display 318 may also be coupled to the processor 312. The display 318 may include an LCD, an SED display, a CRT display, a DLP display, a plasma display, an OLED display, LEDs, and/or an audio display, for example. Furthermore, an RF sub-system/baseband processor 320 may also be coupled to the processor 312. The RF sub-system/baseband processor 320 may include an antenna that is coupled to an RF receiver and to an RF transmitter (not shown). One or more communication ports 322 may also be coupled to the processor 312. The communication port 322 may be adapted to be coupled to one or more peripheral devices 324 such as a modem, a printer, a computer, or to a network, such as a local area network, remote area network, intranet, or the Internet, for instance.
The processor 312 generally controls the system 310 by implementing software programs stored in the memory. The memory is operably coupled to the processor 312 to store and facilitate execution of various programs. For instance, the processor 312 may be coupled to the volatile memory 326 which may include Dynamic Random Access Memory (DRAM) and/or Static Random Access Memory (SRAM). The volatile memory 326 is typically large so that it can store dynamically loaded applications and data. As described further below, the volatile memory 326 may be configured in accordance with embodiments of the present invention.
The processor 312 may also be coupled to the memory device 12. The memory device 12 may include a read-only memory (ROM), such as an EPROM, and/or flash memory to be used in conjunction with the volatile memory 326. The size of the ROM is typically selected to be just large enough to store any necessary operating system, application programs, and fixed data. Additionally, the non-volatile memory 328 may include a high capacity memory such as a tape or disk drive memory.
The memory device 10 and volatile memory 326 may store various types of software, such as an operating system or office productivity suite including a word processing application, a spreadsheet application, an email application, and/or a database application.
While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.

## Claims

1. A method, comprising:
generating a first value by sensing a data location under a first condition, wherein the first condition comprises a first voltage or a first current applied to the data location;
generating a second value by sensing the data location under a second condition, wherein the second condition comprises a second voltage or a second current applied to the data location; and
combining the first value with the second value to identify data conveyed by the data location.

2. The method of claim 1, wherein generating the first value comprises generating a count at a counter while a reference voltage is at one level, latching the count, and resetting the counter.

3. The method of claim 2, wherein generating the second value comprises generating a second count while a reference voltage is at a second level and latching the second count.

4. The method of claim 3, wherein combining the first value with the second value comprises using a fusion algorithm configured to generate a single output value based on the first value and the second value.

5. The method of claim 1, wherein sensing a data location under a first condition comprises quantizing and filtering a value read from the data location.

6. A method, comprising:
generating a first value by sensing a data location under a first condition;
generating a second value by sensing the data location under a second condition;
generating a third value by sensing the data location under a third condition that is different from the first condition and the second condition; and
combining the first value with the second value to identify data conveyed by the data location.

7. The method of claim 6, comprising combining the third value with the first value and the second value.

8. The method of claim 1, wherein generating the first value comprises sensing a voltage or a current with a delta-sigma modulator.

9. A system, comprising:
a data location;
a controller coupled to the data location, wherein the controller is configured to vary a parameter of the data location to generate a first analog output and a second analog output; and
a delta-sigma modulator coupled to the data location and configured to generate a first digital output based on the first analog output and a second digital output based on the second analog output.

10. The system of claim 9, comprising a digital filter coupled to the delta-sigma modulator and configured to:
sense a first value of the data location based on the first digital output; and
sense a second value of the data location based on the second digital output.

11. The system of claim 10, comprising an interfuser coupled to the digital filter and configured to combine the first value and the second value to identify data conveyed by the data location.

12. The system of claim 11, wherein the interfuser is configured to combine the first value with the second value by adding, subtracting, dividing, multiplying, or a combination thereof.

13. The system of claim 11, wherein the interfuser is configured to combine the first value with the second value by using a data-fusion algorithm.

14. The system of claim 11, wherein the controller is configured to vary a reference voltage supplied to the delta-sigma modulator to generate a third digital output from the delta-sigma modulator.

15. The system of claim 14, wherein the digital filter is configured to sense a third value of the data location based on the first third output, wherein the interfuser is configured to combine the first value with the second and third values to identify data conveyed by the data location.

16. A system, comprising:
a delta-sigma modulator configured to:
receive a first indication of a data location operating under a first condition;
generate a first digital output based on the received first indication;
receive a second indication of the data location operating under a second condition; and
generate a second digital output based on the received second indication;

a digital filter configured to:
generate a first value based on the first indication; and
generate a second value based on the second indication; and

an interfuser configured to combine the first value with the second value to identify data conveyed by the data location.

17. The system of claim 16, comprising a controller configured to vary a parameter of the data location to generate the first and second indications.

18. The system of claim 17, comprising the data location, wherein the data location comprises a floating gate transistor.

19. The system of claim 17, wherein the controller is configured to vary a parameter of the delta-sigma modulator.

20. The system of claim 16, wherein the delta-sigma modulator is configured to receive a third indication of a data location operating under a third condition and generate a third digital output based on the received third indication, wherein the digital filter is configured to generate a third value based on the third indication.