# Patent

## Title
Low I/O bandwidth method and system for implementing detection and identification of scrambling codes

## Abstract

A system for detecting and identifying the identity of a base station or cell which transmits a scrambling code is provided. According to one aspect of the system, the system is used to perform scrambling code detection of eight (8) primary cells (each scrambling code's X-component being spaced sixteen (16) chips apart) in a group. According to another aspect of the system, a single scrambling code generator is used to generate a master scrambling code. The master scrambling code is then used to create individual scrambling codes which are used in correlation with received signals to detect in parallel which one of the eight (8) possible primary cells in the group transmitted the received signals. According to yet another aspect of the system, each of the correlators maintains a corresponding X-component segment of the master scrambling code. For every sixteen (16) chips, a new X-component segment of the master scrambling code is introduced into one of the correlators, a X-component segment of the master scrambling code is dropped from another correlator, and X-component segments of the master scrambling code are sequentially shifted or propagated through the remaining correlators; and concurrent correlations are performed by the correlators using their respective corresponding X-component segments of the master scrambling code and newly received signals.

## Background
CROSS-REFERENCES TO RELATED APPLICATIONS
The present application is a Continuation of application Ser. No. 11/797,583, filed May 4, 2007, which is a Continuation of application Ser. No. 10/295,692, filed Nov. 14, 2002, now U.S. Pat. No. 7,215,701, which is a Continuation-In-Part application of U.S. application Ser. No. 10/015,531, filed on Dec. 12, 2001, now U.S. Pat. No. 7,088,825, the disclosures of which are hereby incorporated by reference in their entirety as if set forth in full herein for all purposes.


BACKGROUND OF THE INVENTION
The present invention generally relates to scrambling codes. More specifically, the present invention relates to a method and system for detecting scrambling codes within a W-CDMA communication system.
Code acquisition is a fundamental algorithm required in any direct sequence spread spectrum (DSSS) receiver. Prior to de-spreading, demodulating and decoding frames, such a receiver needs to acquire knowledge of timing information relating to the underlying spreading waveform being used to spread the data-bearing signal. According to the wide-band code division multiple access (W-CDMA) communication system of the 3GPP standards body, upon turning on a mobile terminal or device, a 3-step initial cell search procedure needs to be performed to acquire the primary scrambling code which is used to spread the data bearing channels. Examples of such channels are the primary common pilot channel (P-CPICH) and the dedicated physical channel (DPCH).
The first step of the 3-step initial cell search procedure relates to slot timing. In a W-CDMA communication system, each base station transmits its own scrambling code in frames over the air to a mobile terminal. Each frame is made up of fifteen (15) slots. Before the start of a frame can be located, the start of a slot needs to be identified first. Once the start of a slot is identified, then it can be assured that one of the next fifteen (15) slots represents the start of a frame. Upon conclusion of the first step, the start of a slot is identified.
The second step of the 3-step initial cell search procedure relates to frame timing. As mentioned above, at the end of the first step, the start of a slot is identified. Once that is achieved, the start of a frame can then be identified. Within a W-CDMA communication system, there are five hundred and twelve (512) base stations within the network. The base stations are identified in the network by a network matrix. The network matrix has sixty-four groups (64) and each group has eight (8) cells. A particular base station is identified by its group and its cell position within the group. During this second step, the start of a frame is identified and the mobile terminal can then synchronize to the identified frame and obtain information relating to group identification. Upon conclusion of the second step, the group which contains the base station that sent out the frame (or scrambling code) is identified, i.e., one out of sixty-four (64) group is identified.
Upon completing the first two steps of the initial cell search procedure, the receiver has knowledge of the slot and frame timing of the received scrambling code, such as a P-CPICH signal. The receiver also has knowledge of the group identification of the base station or cell being acquired. The group identification information contains information on all eight (8) primary cells within the group. Since there are eight (8) cells in a group, using the group identification information, the receiver needs only to identify one (1) out of eight (8) possible primary cells from the group.
To achieve this goal, the receiver may use one of two conventional approaches. Under the first approach, the receiver may perform a correlation of the received signals with a parallel bank of eight (8) scrambling code generators (typical correlation length N ranges from 64 to 256 chips based on frequency offset in the received signals). All the eight (8) correlations are performed within N chips, at the expense of using eight (8) parallel scrambling code generators.
Under the second approach, the receiver may sequentially correlate the received signals with eight (8) possible scrambling codes for N chips each. Using a single scrambling code generator, one may attain all eight (8) correlation results after slightly greater than 8*N chips (this number of chips is needed to allow for reassigning the scrambling code generator to another phase offset, after each correlation is performed).
Implementations may not be limited to the above two conventional approaches. The above two approaches were explained for the case of real time processing of the CDMA signal, i.e. no buffering of received data was assumed for these two cases.
As mentioned above, the eight (8) scrambling codes may be generated in parallel, using eight (8) separate scrambling code generators each operating independently, or the eight (8) scrambling codes maybe generated using a single scrambling code generator using eight (8) sets of masks (a set=4 18-bit masks). However, both of these approaches require additional power consumption/silicon area. Under the first approach, additional scrambling code generators are needed; and under the second approach, additional memory storage is needed to store the received signals and it takes additional time to generate and process the necessary scrambling codes in a sequential manner.
Hence, it would be desirable to provide a method and system which is capable of generating scrambling codes for correlation to identify a received scrambling code in a more efficient manner.
SUMMARY OF THE INVENTION
An exemplary method of the present invention is used to perform scrambling code detection of eight (8) primary cells (each scrambling code's X-component being spaced sixteen (16) chips apart) in a group. According to the exemplary method, a single scrambling code generator is used to generate a master scrambling code. The master scrambling code is then used to create individual scrambling codes which are used in correlation with received signals to detect in parallel which one of the eight (8) possible primary cells in the group transmitted the received signals. Each individual scrambling code has an X-component and a Y-component. The individual scrambling codes are created based on the fact that the X-component of each cell station's scrambling code's phase reference is spaced sixteen (16) chips apart.
The use of this exemplary method reduces the complexity of scrambling code or PN generator(s) in the parallel search implementation. More specifically, the use of this exemplary method avoids the need to utilize parallel logic to generate eight (8) scrambling codes. Since the X-component of each primary scrambling code within a group is sixteen (16) chips apart, a pair of buffers (one for the X-component and one for the Y-component) is used to store a sequential stream of X- and Y-components of the master scrambling code (typically the first primary code with a group) output respectively from a single scrambling code generator. Since the Y-component is common to all primary cells in the group, the Y-component is correlated with different portions of the X-component (each portion being offset by a multiple of sixteen (16) locations from the X-component buffer) to generate all eight (8) individual scrambling codes in the group. That is, using different 16-chip offsets in the X-component buffers (complex samples) and a common Y-component buffer (complex samples), all eight (8) different complex individual scrambling codes can be generated. The received data is then correlated in parallel with each of the eight (8) individual scrambling codes generated from the master scrambling code. Eight dimensions are mapped to a single dimension at the expense of a slight increase in storage size.
This exemplary method can be used as part of an overall 3-step initial cell search procedure to acquire the downlink of a 3GPP WCDMA cell, which more specifically corresponds to part of the stage 3 portion of the cell search procedure.
According to an exemplary implementation of the exemplary method of the present invention, the exemplary implementation includes a single scrambling code generator and eight (8) correlators arranged in sequential order. Each of the correlators maintains a corresponding segment of the master scrambling code's X-component and a common segment of the Y-component. For every sixteen (16) chips, a new segment of the master scrambling code's X-component is introduced into one of the correlators by the scrambling code generator, a segment of the master scrambling code's X-component is dropped from another correlator, and segments of the master scrambling code's X-component are sequentially shifted or propagated through the remaining correlators; and concurrent correlations are performed by the correlators using their respective corresponding segments of the master scrambling code and newly received signals. The foregoing process is repeated until a desired correlation length is achieved.
Reference to the remaining portions of the specification, including the drawings and claims, will realize other features and advantages of the present invention. Further features and advantages of the present invention, as well as the structure and operation of various embodiments of the present invention, are described in detail below with respect to accompanying drawings, like reference numbers indicate identical or functionally similar elements.



BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 a is a simplified diagram illustrating the timing of the X-components of the scrambling codes of the eight (8) cells within a group;
FIG. 1b is a simplified diagram illustrating the timing of the Y-components of the scrambling codes of the eight (8) cells within a group;
FIG. 2 is a flow diagram illustrating an exemplary method of the present invention;
FIG. 3 is a simplified diagram illustrating parallel correlations of eight (8) cells in a group using a single scrambling code generator according to the present invention;
FIG. 4 is a simplified diagram illustrating one exemplary implementation of the exemplary method according to the present invention;
FIG. 5 is a flow diagram illustrating one exemplary implementation of the exemplary method in accordance with the present invention;
FIGS. 6a and 6b are simplified diagrams illustrating a second exemplary implementation of the exemplary method in accordance with the present invention;
FIG. 7a is a diagram illustrating correlation results generated by the exemplary method shown in FIG. 3 in accordance with the present invention; and
FIG. 7b is a diagram illustrating correlation results generated after one iteration by the exemplary implementation shown in FIG. 6 in accordance with the present invention.



DETAILED DESCRIPTION OF THE INVENTION
The present invention in the form of one or more exemplary embodiments will now be discussed. The present invention can be applied to the third step of the initial cell search procedure when a mobile terminal is initially powered on to identify the base station or cell which transmitted the received signals containing a scrambling code. FIG. la is a simplified diagram illustrating the timing of the X-components of the scrambling codes of the eight (8) cells within a group. Referring to FIG. 1 a, the scrambling code of each cell is transmitted on a periodic basis and the period of the scrambling code of each cell is thirty-eight thousand and four hundred (38,400) chips, i.e., the scrambling code of each cell is repeated after 38,400 chips. For example, for cell “0”, X0 is generated internally within a scrambling code generator at t0 and at t 38,400. Furthermore, the X-components of the scrambling codes of any two adjacent cells are offset by sixteen (16) chips. For example, cells “0” and “1” transmit X0 and X16 respectively t0. The scrambling codes of all the cells within the group are transmitted at the same frame boundary. By having a 16-chip offset between two adjacent cells, the X-components of the scrambling codes between two adjacent groups of cells are offset by one hundred and twenty-eight (128) (16*8=128). It should be noted that the Y-components of all the scrambling codes for a group of cells are the same, i.e., there is no offset between the Y-components of adjacent scrambling codes. FIG. 1b is a simplified diagram illustrating the timing of the Y-components of the scrambling codes of the eight (8) cells within a group.
According to one exemplary method of the present invention, a scrambling code represented by the received signals is identified by using a single scrambling code generator to attain N chip correlation of the received signals with eight (8) primary scrambling codes in a group within N+16*7=N+112 chips.
FIG. 2 is a flow diagram illustrating an exemplary method of the present invention. Referring to FIG. 2, at 20, the correlation length N is first determined. The correlation length N is the amount of time during which correlation between the received signals and the generated scrambling codes is summed up. The correlation length N is selected such that reasonable correlation results can be obtained. Typical values of the con-elation length N range from sixty-four (64) to two hundred and fifty-six (256), depending on the relative carrier frequency offset between the transmitted and received signals. A person of ordinary skill in the art will know how to select the proper correlation length. Next, at 22, using the selected correlation length, the chip offset (CO) between two adjacent scrambling codes, and the number of cells (C) within a group, a master scrambling code is generated. The master scrambling code has a X-component and a Y-component. The X-component and the Y-component are respectively stored in a X-component buffer and a Y-component buffer for subsequent use in generating possible scrambling codes from all the cells in an identified group. The master scrambling code has a period, e.g., 38,400 chips, which is sufficient to allow correlations to be performed reliably. N+CO*(C−1) corresponds to the amount of the code's X-component that needs to be generated to perform a correlation of length N with C cells spaced CO chips apart. Also, at the same time, N complex samples of the code's Y-component need to be generated. It should be noted that the product term CO*C represents the chip offset between the X-components of the respective scrambling codes of the first cells of two adjacent groups of base stations or cells. As mentioned above, during the first two steps of the initial cell search procedure, the start of the frame containing the scrambling code is identified and group identification information relating to the group which includes the cell that transmitted the received signals is available. With this information, the group which includes the cell that transmitted the received signals is identified. Moreover, using this information, the proper master scrambling code which covers all the possible scrambling codes from all the cells within the identified group can be generated. At 24, portions of the master scrambling code's X-component buffer are used, along with the common Y-component buffer, to create individual scrambling codes which correspond to the cells within the identified group. These individual scrambling codes are then correlated with the received signals in a parallel manner to determine which of the cells within the identified group transmitted the received signals.
The following is an example illustrating the exemplary method of the present invention. The example is based on the following assumptions: the correlation length N is two hundred and fifty-six (256); the chip offset CO is sixteen (16); and the number of cells C within the identified group is eight (8). The period of the master scrambling code is thirty-eight thousand and four hundred (38,400) chips.
Next, three hundred and sixty-eight (368) chips (X0−>X367) of the master scrambling code's X-component, as well as two hundred and fifty-six (256) chips (Y0−>Y255) of the master scrambling code's Y-component, are generated from a single scrambling code generator tuned to the first primary cell of the underlying identified group. The length of three hundred and sixty-eight (368) chips is determined based on the formula N+CO*(C−1) which, in this case, equals to 256+16*(8−1)=256+16*7=256+112=368. The length of chips for the Y-component is determined by the correlation length N, which in this case is two hundred and fifty-six (256). It should be noted that it is not necessary to generate all three hundred and sixty-eight (368) chips and all two hundred and fifty-six (256) Y-component chips prior to correlation. The generation of three hundred and sixty-eight (368) chips is specified to emphasize the total number of chips required out of the scrambling code generator's X-component to implement eight (8) parallel correlations of two hundred and fifty-six (256) chips each.
FIG. 3 is a simplified diagram illustrating parallel correlations of eight (8) cells in a group using a single scrambling code generator. As shown in FIG. 3, each of the eight (8) correlators correlates the received signals or real-time data (D0−>D255) with two hundred and fifty-six (256) X-component chips and two hundred and fifty-six (256) Y-component chips. The respective X-component chips for the correlators are each generated by operating on different portions of the X-component buffer. As mentioned above, the X-component buffer contains the X-component of the master scrambling code. Furthermore, the respective X-component chips of two adjacent correlators are started at an offset of sixteen (16) chips. The Y-component chips are the same for all correlators. It should be noted that the contents of the X-component buffer and the Y-component buffer are complex. For example, the first correlator correlates the received signals (D0−>D255) with the X-component chips (X0−>X255) and with the Y-component chips (Y0−>Y255); the second correlator correlates the received signals (D0−>D255) with the X-component chips (X16−>X271) and again with the Y-component chips (Y0−>Y255); and so on, and the final correlator correlates the received signals (D0−>D255) with the X-component chips (X112−>X367) and also with the Y-component chips (Y0−>Y255). The correlation results are then obtained from each of the correlators. By evaluating the correlation results, the scrambling code represented by the received signals can be identified and, hence, the identity of the base station or cell which transmitted the received signals can also be determined.
FIG. 4 is a simplified diagram illustrating an exemplary implementation of the exemplary method described above in accordance with the present invention. It is to be noted that the received signals are processed simultaneously in real-time by eight (8) parallel correlators. The scrambling code generator generates and X-component buffer that is three hundred and sixty-eight (368) chips long, i.e., N+112 chips, and a Y-component buffer that is two hundred and fifty-six (256) chips long. This is in contrast to 8*N*2 (*8N for the X-component and *8N for the Y-component) complex chips that must be generated for the alternative approach in the parallel search implementation. Hence, there is a factor of 8N*2/(2N+128) savings on the scrambling code generation complexity using the present invention, which equals to 6.4 for N=256 (an 85% reduction in complexity).
The exemplary method of the present invention as described may be implemented in software, hardware or a combination of both. For example, the exemplary method of the present invention may be implemented as control logic using software embedded in a mobile terminal. When implemented using software, the exemplary method may be implemented in a modular or integrated manner within the mobile terminal. Based on disclosure provided herein, a person of ordinary skill in the art will know of other ways and/or methods to implement the present invention.
Referring to FIG. 3, it can be seen that in accordance with the exemplary method, for a correlation length of two hundred and fifty-six (256), a 16-chip offset between the X-components of the scrambling codes and eight (8) cells within a group, a master scrambling code with a period of thirty-eight thousand and four hundred (38,400) chips is generated. This would require a global storage access of 8N*2 locations (since data is complex) for every N chips of correlation. If hardware resources are not limited, then the master scrambling code and the received signals can be stored in memory registers and each correlator can then read out the corresponding 256-chip scrambling code that it needs to perform the correlation.
FIG. 5 is a flow diagram illustrating an exemplary implementation of the exemplary method described above in accordance with the present invention. As will be illustrated below, the exemplary implementation reduces the storage and access requirements needed to implement the exemplary method in accordance with the present invention. Referring to FIG. 5, at 50, a portion of the master scrambling code is generated to populate the correlators. The generation of the master scrambling code by a single scrambling code generator is described above. As previously described, the master scrambling code has a X-component and a Y-component. The number of correlators and the length of each correlator respectively depend on the number of cells within a group and the chip offset between the X-components of the respective scrambling codes of two adjacent cells within the group. The correlators collectively contain the entire generated portion of the master scrambling code, i.e., each correlator is populated with segments of the X- and Y-components of the generated portion of the master scrambling code. The length of the portion of the master scrambling code's X-component to be generated depends on the chip offset between the X-components of the respective scrambling codes of two adjacent groups of cells. As mentioned above, this chip offset, in turn, depends on the number of cells within a group and the chip offset between the X-components of the respective scrambling codes of two adjacent cells within the group. For instance, for a W-CDMA communication system, there are eight (8) cells in a group and the chip offset between the X-components of the scrambling codes of two adjacent cells within the group is sixteen (16). Hence, the length of the portion of the X-component of the master scrambling code to be initially generated is one hundred and twenty-eight (128=16*8) chips.
At 52, a set of received signals are captured. The duration of the capture period equals to the chip offset between the X-components of the respective scrambling codes of two adjacent cells within a group. For a W-CDMA communication system, the duration of the capture period is thus sixteen (16) chips.
At 54, the set of received signals arc correlated with the generated portion of the master scrambling code by the correlators and the correlation results are stored. After the correlations are performed, at 56, each correlator shifts or propagates its segment of the X-component of the generated portion of the master scrambling code to its neighboring correlator and shares a common Y-component segment. The exception being that, at 58, the first correlator discards its current segment of the X-component and the last correlator receives a newly generated segment of the X-component from the single scrambling code generator. In addition, at 58, segments of the Y-component from all the correlators are discarded and a newly generated segment of the Y-component is loaded into all the correlators in parallel. As a result, at any given time, all the correlators share the same segment of the Y-component. Then, the process returns to 52 where the next set of received signals are captured and correlated. The foregoing process is repeated until the entire master scrambling code is generated and correlated. From an alternative perspective, this can be viewed as segments of the X-component of the master scrambling code being correlated in a pipelined fashion on a first-in-first-out basis.
FIGS. 6a and 6b are simplified block diagrams illustrating an exemplary physical implementation of the exemplary method described above. Referring to FIGS. 6a and 6b, there is shown an exemplary system 60 having a single scrambling code generator 62 and eight (8) correlators 64-78. This exemplary system 60 operates based on the following assumptions: there are eight (8) cells in a group; the chip offset between the X-components of the respective scrambling codes of two adjacent cells in a group is sixteen (16) chips; and the correlation length N is selected to be two hundred and fifty-six (256).
The exemplary system 60 operates as follows. Initially, before any correlation is performed, the correlators COR0-COR7 64-78 are collectively populated with a portion of the master scrambling code's X- and Y-components by the single scrambling code generator 62. The portion of the X-component of the master scrambling code that is initially generated is one hundred and twenty-eight (128=16*8) chips in length (X0−>X127) and the portion of the Y-component that is initially generated is sixteen (16) chips in length. The portion of the X-component of the master scrambling code is segmented and populated into the correlators COR0-COR7 64-78 and the portion of the Y-component is loaded in parallel into all the correlators COR0-COR7 64-78. Each correlator has a length of sixteen (16). For example, after initial population, correlator COR0 78 includes scrambling code segment X0-X15; correlator COR1 76 includes segment X16-X31; and correlator COR7 64 includes segment X112-X127; and so on. In addition, all the correlators COR0-COR7 64-78 also include scrambling code segment Y0-Y15. It should be noted that the initial generation of all one hundred and twenty-eight (128) chips of the portion of the X-component of the master scrambling code and the sixteen (16) chips of the portion of the Y-component of the master scrambling code before starting any of the correlations is not required. One of the correlators 64-78 can be started every sixteen (16) chips in a pipelined fashion.
Next, a set of complex data signals or samples which is sixteen (16) chips in length, D0-D15, are received and fed to each of the correlators 64-78. Then, each correlator partially correlates the same set of received complex data samples with the complex conjugate of its corresponding scrambling code segment. The corresponding scrambling segment includes a portion of the X-component and a portion of the Y-component. It is to be noted that the respective X-components of the scrambling code segments of any two adjacent correlators have a chip offset of sixteen (16) chips and that the same portion of the Y-component is shared by all the correlators 64-78. For example, the first correlator COR0 78 correlates the received data samples, D0-D15, with the complex conjugate of its corresponding scrambling code segment, (X0−>X15)+j(Y0−>Y15); the second correlator COR1 76 correlates the received data samples, D0-D15, with the complex conjugate of its corresponding scrambling code segment, (X16−>X31)+j(Y0−>Y15); and so on, and the final correlator COR7 64 correlates the received data samples, D0-D15, with the complex conjugate of its corresponding scrambling code segment, (X112−>X127)+j(Y0−>Y0−Y15). The correlations of the eight (8) correlators 64-78 are performed concurrently in a parallel manner and the correlation results are stored for subsequent evaluation.
After this first iteration of correlations, each correlator passes its current corresponding scrambling code segment (X-component) to a neighboring correlator. It should be noted that each correlator has two neighboring correlators. In effect, with two exceptions which will be described below, this means each correlator also receives a new corresponding scramble code segment (X-component) from another neighboring correlator. Graphically, this is shown as follows: COR1−>COR0, COR2−>COR1, COR3−>COR2, COR4−>COR3, COR5−>COR4, COR6−>COR5. In essence, the scrambling code segments (X-components) are shifted or propagated along the correlators 64-78. The two exceptions are the first correlator COR0 78 and the last correlator COR7 64. For the first correlator COR0 78, its current corresponding scramble code segment (X-component) is discarded; and for the last correlator COR7 64, a new scrambling code segment (X-component) generated by the single scrambling code generator 62 is fed to the last correlator COR7 64. The newly generated scrambling code segment (X-component) is the next segment of the master scrambling code that follows the scrambling code segment (X-component) that was in the last correlator COR7 64 before that scrambling code segment (X-component) was transferred to correlator COR6 66. For example, after the first iteration, the newly generated scrambling code segment (X-component) to be fed into the last correlator COR7 64 is X128-X143. This is because scrambling code segment (X-component) X128-X143 follows scrambling code segment (X-component) X128-X127 within the master scrambling code. By shifting or transferring the scrambling code segments as described above, the entire master scrambling code is propagated along all the correlators 64-78 and is eventually correlated with the received data samples as described in FIG. 3. Furthermore, along with the generation of the new scrambling code segment (X-component), a new scrambling code segment (Y-component) is also generated. In the present example, the new scrambling code segment (Y-component) is Y16-Y31 following the previous scrambling code (Y-component) Y0-Y15. As described above, the new scrambling code (Y-component) is loaded into all the correlators 64-78 in parallel.
The next set of complex data samples are received, D16-D31, and loaded into the correlators 64-78. Another iteration of concurrent correlations by the correlators 64-78 is then performed again. The foregoing process of shifting the scrambling code segments, receiving the next set of complex data samples and performing another iteration of correlations is repeated until the master scrambling code is correlated or, conversely, the collective length of all the received complex data samples reaches the correlation length.
FIG. 7a illustrates the correlation results generated using the exemplary method shown in FIG. 3. FIG. 7b illustrates the correlation results after the first iteration of correlations by the exemplary system 60. Comparing FIGS. 7a and 7b, it can be seen that by using the exemplary system 60 shown in FIG. 6, sixteen (16) terms are generated by each of the eight (8) correlations after one iteration. Hence, in order to generate the complete results as shown in FIG. 7a based on a correlation length of two hundred and fifty-six (256), sixteen (16) total iterations are executed.
As can be seen above, scrambling code segments (X- and Y-components) which make up the master scrambling code are internally shared amongst correlators 64-78. For every predetermined period (that is defined by the chip offset between the respective scrambling codes of any two adjacent cells within a group), e.g., sixteen (16) chips, the corresponding scrambling code segment (X-component) of each correlator is refreshed or updated. This sharing of scrambling code segments reduces the access to the otherwise globally stored master scrambling code by a factor of eight (8) (for cases using the above assumptions), i.e., 2N scrambling code read accesses are required every N chips of correlations.
In addition, for every iteration of correlations, the scrambling code generator 62 transfers or generates only 2*2N/16 binary values to one of the correlators 64-78. As mentioned above, the rest of the correlators 66-78 internally share the scrambling code segments which are already present amongst the correlators 64-78.
To further reduce scrambling code memory access as well as each correlator's working size, the technique of packing and unpacking bits may be used. If the above binary values were packed into a word and then unpacked at the time of correlation, the scrambling code generator 62 then needs to transfer only 2*2N/(16*16) 16-bit words to the group of correlators 64-78. That is, the working size of each correlator may be reduced to 2*2N/(16*16) by packing sixteen (16) bits at a time. This also reduces scrambling code storage access to 2*2N/16.
Furthermore, it is understood that while the present invention as described above is applicable to a W-CDMA communication system, it should be clear to a person of ordinary skill in the art that the present invention can be applied to other types of communication systems.
Moreover, it should be noted that the present invention as described herein may be implemented in a number of ways. For example, the present invention may be implemented using the adaptive computing architecture as disclosed in U.S. patent application Ser. No. 09/815,122, now U.S. Pat. No. 6,836,839, entitled “ADAPTIVE INTEGRATED CIRCUITRY WITH HETEROGENEOUS AND RECONFIGURABLE MATRICES OF DIVERSE AND ADAPTIVE COMPUTATIONAL UNITS HAVING FIXED, APPLICATION SPECIFIC COMPUTATIONAL ELEMENTS,” filed on Mar. 22, 2001, the disclosure of which is hereby incorporated by reference in their entirety as if set forth in full herein for all purposes. For instance, using the adaptive computing architecture, the scrambling code generator 62 and the correlators 64-78 may be implemented on demand within a mobile terminal. Based on the disclosure provided herein, a person of ordinary skill in the art will know of other ways and/or methods to implement and apply the present invention.
It is further understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims. All publications, patents, and patent applications cited herein are hereby incorporated by reference for all purposes in their entirety.

## Claims

1. A system for identifying a scrambling code in received signals comprising:
a first plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation;
a switchable interconnection network coupled to the first plurality of heterogeneous computational elements to configure the first plurality of heterogeneous computational elements as a scrambling code generator generating a plurality of segments forming a plurality of sequential chips of a master scrambling code, the configuration performed by switching the interconnections between the first plurality of heterogeneous computational elements;
a second plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation and each coupled to the interconnection network, the second plurality of heterogeneous computational elements configured as a plurality of correlators configured to correlate in parallel the received signals with corresponding segments, a first correlator of the plurality of correlators configured to receive a next corresponding segment generated by the scrambling code generator, each remaining correlator of the plurality of correlators configured to receive its next corresponding segment from another correlator of the plurality of correlators, the configuration performed by switching the interconnections between the second plurality of heterogeneous computational elements.

2. The system of claim 1, wherein the interconnection network reconfigures some of the second plurality of heterogeneous computational elements configured as the first correlator as one of the remaining correlators.

3. The system of claim 1, wherein at least one of the first plurality of computational elements is one of the second plurality of computational elements, the second plurality of computational elements being configured after the plurality of segments is generated by the configured scrambling code generator.

4. The system of claim 1, wherein the first and second plurality of heterogeneous computational elements and the interconnection network are on an integrated circuit.

5. The system of clam 1, wherein the system is incorporated on a mobile terminal.

6. The system of claim 1, wherein, following each correlation, the plurality of correlators are configured to receive a new set of received signals.

7. The system of claim 1, wherein the plurality of correlators are configured to generate correlation results; wherein the correlation results generated by the plurality of correlators are evaluated to identify the scrambling code from the received signals to determine the identity of a base station which transmitted one of the signals which the received signals comprise.

8. The system according to claim 7, wherein the base station is in a Wide-band Code Division Multiple Access (W-CDMA) communication network.

9. The system of claim 7 wherein the base station is one of a plurality of base stations of a communication network.

10. The system of claim 1, wherein the predetermined group chip offset is determined by the number of base stations in a base station group and a predetermined chip offset.

11. The system of claim 1, wherein the number of the plurality of correlators depends on the number of base stations in a base station group.

12. The system of claim 1, wherein each segment of the plurality of segments has a length of chips determined by a predetermined chip offset.

13. A system for identifying a scrambling code in received signals comprising:
a first plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation;
a switchable interconnection network coupled to the first plurality of heterogeneous computational elements to configure the first plurality of heterogeneous computational elements as a scrambling code generator generating a plurality of segments forming a plurality of sequential chips of a master scrambling code, the configuration performed by switching the interconnections between the first plurality of heterogeneous computational elements;
a second plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation and each coupled to the interconnection network, the second plurality of heterogeneous computational elements configured as a plurality of correlators including a first correlator, a last correlator and a plurality of intermediate correlators coupled between the first correlator and the last correlator, the plurality of correlators configured to perform correlations in parallel, each correlator of the plurality of correlators being populated with a corresponding segment generated by the scrambling code generator and each correlator receives a set of received data samples and correlates the received data samples with corresponding segments in parallel; and
wherein after each parallel correlation by the plurality of correlators, the plurality of intermediate correlators and the last correlator transfer their corresponding segments to another correlator, the first correlator is discarding the corresponding segment, and the last correlator receives a new segment generated by the scrambling code generator.

14. The system of claim 13, wherein the interconnection network reconfigures some of the second plurality of heterogeneous computational elements configured as the first correlator as one of the remaining correlators.

15. The system of claim 13, wherein at least one of the first plurality of computational elements is one of the second plurality of computational elements, the second plurality of computational elements being configured after the plurality of segments is generated by the configured scrambling code generator.

16. The system of claim 13, wherein the first and second plurality of heterogeneous computational elements and the interconnection network are on an integrated circuit.

17. The system of clam 13, wherein the system is incorporated on a mobile terminal.

18. The system of claim 13, wherein, following each correlation, each of the plurality of correlators is configured to receive a new set of received data samples.

19. The system of claim 13, wherein the number of the plurality of correlators depends on the number of base stations in a base station group in a communication network.

20. The system of claim 19, wherein the communication network is a Wide-band Code Division Multiple Access (W-CDMA) communication network and the system is used in connection with acquisition of a downlink of a 3GPP standards body W-CDMA cell during stage 3 of a cell search procedure.

21. The system of claim 13, wherein the last correlator is configured to receive a next segment which sequentially follows the previous corresponding segment utilized by the last correlator.

22. A method for identifying a scrambling code in received signals comprising:
selecting a correlation length;
configuring a first plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation, via a switchable interconnection network as a scrambling code generator to identify a plurality of segments forming a plurality of sequential chips of a master scrambling code using the selected correlation length;
configuring a second plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation via the interconnection network, as a plurality of correlators;
populating each of the plurality of correlators configured from the second plurality of heterogeneous computational elements with a corresponding segment;
providing a set of received data samples to each of the plurality of correlators;
correlating the set of received data samples with its corresponding segment of the corresponding correlator;
transferring the corresponding segments of all but one of the plurality of correlators to their respective next correlators; and
populating one of the plurality of correlators with a next sequential segment.

23. The method of claim 22, wherein the interconnection network reconfigures some of the second plurality of heterogeneous computational elements configured as a first correlator of the plurality of correlators as one of the remaining correlators in the plurality of correlators.

24. The method of claim 22, wherein at least one of the first plurality of computational elements is one of the second plurality of computational elements, the second plurality of computational elements being configured after the plurality of segments is generated by the configured scrambling code generator.

25. The method of claim 22, wherein the first and second plurality of heterogeneous computational elements and the interconnection network are on an integrated circuit.

26. The method of clam 22, wherein the first and second plurality of heterogeneous computational elements and the interconnection network are incorporated on a mobile terminal.

27. The method of claim 22, further comprising:
storing corresponding correlation results generated by the plurality of correlators; and
evaluating the stored correlation results to identify the scrambling code from the signals received to identify a base station which transmitted one of the signals which the received signals comprise.

28. The method of claim 27, wherein the base station is in a Wide-band Code Division Multiple Access (W-CDMA) communication network and the method is used in connection with acquisition of a downlink of a 3GPP standards body W-CDMA cell during stage 3 of a cell search procedure.

29. A method for identifying a scrambling code in received signals comprising:
identifying a plurality of segments forming a plurality of sequential chips of a master scrambling code;
configuring a first plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation, via a switchable interconnection network as a plurality of correlators;
iteratively and successively correlating a number of segments of the plurality of segments with corresponding sets of received data samples via the correlators; and
for each correlation iteration:
providing a new set of received data samples;
correlating the new set of received data samples with the number of segments; and
after each correlation iteration is completed, refreshing the number of segments in a first-in-first-out basis by discarding one segment and providing another segment.

30. The method of claim 29, wherein the interconnection network reconfigures some of the second plurality of heterogeneous computational elements configured as a first correlator of the plurality of correlators are reconfigured as one of the remaining correlators of the plurality of correlators.

31. The method of claim 29, wherein the first plurality of heterogeneous computational elements and the interconnection network are on an integrated circuit.

32. The method of clam 29, wherein the first and second plurality of heterogeneous computational elements and the interconnection network are incorporated on a mobile terminal.

33. The method of claim 29, further comprising:
storing correlation results for each correlation iteration; and
evaluating the collectively stored correlation results to identify the scrambling code from the signals received to identify a base station in a communication network which transmitted one of the signals which the received signals comprise.

34. The method of claim 33, wherein the communication network is a Wide-band Code Division Multiple Access (W-CDMA) communication network and the method is used in connection with acquisition of a downlink of a 3GPP standards body W-CDMA cell during stage 3 of a cell search procedure.

35. The method of claim 29, wherein, for each correlation iteration, the correlating further comprises:
concurrently correlating the new set of received data samples with each of the number of segments.

36. The method of claim 29, further comprising:
selecting a correlation length; and
wherein a total length of the sequential chips correlated depends on the correlation length and a predetermined group chip offset; and
wherein the predetermined group chip offset depends on the number of base stations in a base station group in a communication network and a predetermined chip offset between two adjacent base stations in the base station group.

37. The method of claim 29, further comprising:
selecting a correlation length; and
wherein a total length of the sequential chips correlated depends on the correlation length and a predetermined group chip offset; and
wherein the number of successive correlation iterations depends on the selected correlation length and the number of segments being correlated during each correlation iteration.

38. A method for identifying a scrambling code in received signals comprising:
identifying a plurality of segments forming a plurality of sequential chips of a master scrambling code;
configuring a first plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation, via a switchable interconnection network coupled to the first plurality of heterogeneous computational elements as a scrambling code generator to generate the plurality of segments one segment at a time;
configuring a second plurality of heterogeneous computational elements, each of the computational elements performing an arithmetic operation via the interconnection network, as a plurality of correlators having a first correlator, a last correlator and a plurality of intermediate correlators coupled between the first correlator and the last correlator;
populating each of the plurality of correlators with a corresponding segment generated by the scrambling code generator;
iteratively and successively correlating corresponding segments with corresponding sets of received data samples; and
for each correlation iteration:
providing a new set of received data samples;
correlating the new set of received data samples with corresponding segments and storing respective correlation results;
transferring the corresponding segments of the plurality of intermediate correlators and the last correlator to their respective next correlators;
transferring to the last correlator a next corresponding segment generated by the scrambling code generator.

39. The method of claim 38, wherein the interconnection network reconfigures some of the second plurality of heterogeneous computational elements configured as the first correlator are reconfigured as one of the remaining correlators.

40. The method of claim 38, wherein at least one of the first plurality of computational elements is one of the second plurality of computational elements, the second plurality of computational elements being configured after the plurality of segments is generated by the configured scrambling code generator.

41. The method of claim 38, wherein the first and second plurality of heterogeneous computational elements and the interconnection network are on an integrated circuit.

42. The method of clam 38, wherein the first and second plurality of heterogeneous computational elements and the interconnection network are incorporated on a mobile terminal.

43. The method of claim 38, further comprising:
for each correlation iteration, discarding the corresponding segment of the first correlator.

44. The method of claim 38, wherein the plurality of correlators correlate concurrently.

45. The method of claim 38, further comprising:
selecting a correlation length;
wherein a total length of the sequential chips correlated depends on the correlation length and a predetermined group chip offset; and
wherein the predetermined group chip offset depends on the number of base stations in a base station group in a communication network and a predetermined chip offset between two adjacent base stations in the base station group.

46. The method according to claim 45, wherein the communication network is a Wide-band Code Division Multiple Access (W-CDMA) communication network and the method is used in connection with acquisition of a downlink of a 3GPP standards body W-CDMA cell during stage 3 of a cell search procedure.

47. The method of claim 38, further comprising:
selecting a correlation length;
wherein a total length of the sequential chips correlated depends on the correlation length and a predetermined group chip offset; and
wherein the number of successive correlation iterations depends on the selected correlation length and the collective length of the sets of received data samples.