# Patent

## Title
Circuit and system of aggregated area anti-fuse in CMOS processes

## Abstract

Gate oxide breakdown anti-fuse suffers notorious soft breakdown that reduces yield and reliability. This invention discloses circuit and system to enhance electrical field by blocking LDD so that the electrical field is higher and more focused near the drain junction, to make electrical field in the channel more uniform by creating slight conductive or conductive in part or all of the channel, or to neutralize excess carriers piled up in the oxide by applying alternative polarity pulses. The embodiments can be applied in part, all, or any combinations, depending on needs. This invention can be embodied as a 2 T anti-fuse cell having an access and a program MOS with drain area in the program MOS, or 1.5 T anti-fuse cell without any drain in the program MOS. Similarly this invention can also be embodied as a 1 T anti-fuse cell having a portion of the channel made conductive or slightly conductive to merge the access and program MOS into one device with drain area, or 0.5 T anti-fuse cell without any drain.

## Background
CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority benefit of U.S. Provisional Patent Application No. 61/372,484, filed on Aug. 11, 2010 and entitled “Circuit and System of Aggregated Area Anti-Fuse in CMOS Devices,” which is hereby incorporated herein by reference.


BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an anti-fuse device and memories, and more particularly, to aggregate area oxide breakdown by enhancing electrical fields near the drain junction, by making channel region more uniform, or by applying alternative polarities of voltage pulses so that program area can be more restricted and programming can be more reliable.
2. Description of the Related Art
One-Time Programmable (OTP) devices can be programmed into a different logic state once and only once in the lifetime. OTP devices allow every integrated circuit die being customized after fabrication. They can be used for chip ID, security key, device trimming, feature selection, memory redundancy, or Programmable ROM (PROM) for Micro-Controller Units (MCUs). Laser fuse is one of the old and mature OTP technologies that has been used widely since 1980s. However, the laser fuse has a large cell size of 150 um2 and can not be shrunken.
As CMOS technologies are scaled, the gate oxide becomes thinner and thinner. In the 65 nm CMOS technology, the gate oxide is only about 15 Å, or 1.5 nm, thick. For such a thin gate oxide, the gate oxide can be easily broken down and be conductive to the silicon substrate by a high voltage during handling or under ESD zapping. However, this property can be turned into constructive applications by using gate oxide breakdown as a One-Time-Programmable (OTP) anti-fuse.
FIG. 1 shows a cross section of a 1.5 T gate oxide breakdown anti-fuse cell 20 according to a prior art. The anti-fuse 20 has an MOS access device 30 and a MOS program device 40 fabricated in standard CMOS processes. The MOS 30 has a polysilicon gate 31 coupled to an Access Wordline (WLA), an N+ source 32 coupled to a bitline (BL), and an N+ drain 33. The MOS 40 has a polysilicon gate 41 coupled to a Program Wordline (WLP), a source 42 coupled to the drain 33 of MOS 30, and a floating drain 22 coupled to a shallow trench isolation (STI). Since the MOS 40 does not have a drain junction, this device is considered half a transistor such that the anti-fuse cell 20 has only 1.5 Transistors (1.5 T). If high voltages are applied to WLP and WLA, and a low voltage is applied to BL, the low voltage can be passed to the source 42 of MOS 40 such that a high voltage will be created between the source 42 and the gate 41 of the MOS 40 to cause oxide breakdown. Before programming there is no conduction path between BL and WLP, when WLA is turned on. However, after programming there can be a conduction path between BL and WLP created, when WLA is turned on. These two conditions represent states 0 and 1, respectively.
Both MOS devices 30 and 40 in FIG. 1 can be fabricated as Lightly Doped Drain (LDD) devices. LDD is a technique to reduce high electrical field near the source or drain junction to alleviate short channel effects so that MOS devices can be scaled further. To fabricate an LDD device, a light dose N− is implanted into MOS regions 26 after polysilicon gates 31 and 41 are patterned and etched. Then spacers 24 are built along the edges of polysilicon gates 31 and 41 near the source and drain regions, i.e. 32 and 33 of MOS 30, and 42 of MOS 40, by depositing oxide or nitride and then etching anisotropically. With spacers 24, the heavy N+ source/drain implant can not penetrate into the lightly-doped regions 26 underneath the spacers so that the lightly doped regions between the source/drain and channel of a MOS act as a buffer to subdue the electrical field near the source/drain junctions. This allows a MOS device being scaled further. To prevent punch-through, a halo implant 27 is implanted underneath the LDD region 26 to create a heavy P+ region to reduce leakage between source and drain, such as 32 and 33 of MOS 30. Generally, the halo implant 27 shares the same mask as the LDD implant 26 in today's CMOS technologies such that P+ halo implant 27 always comes with N− LDD implant 26 into the same area.
A prior art OTP as shown in FIG. 1 suffers many drawbacks. There are three possible program areas 21 in the MOS program device 40, namely LDD 26, halo 27, and channel 28 regions. When a low voltage is passed to the source 42 of the MOS 40 and a high voltage is passed to the gate 41 of the MOS 40, a high electrical field may possibly breakdown the gate oxide in the LDD 26, halo 27, or channel 28 regions. As a result, the program behavior becomes very unpredictable and the conductive current between BL and WLP varies substantially when WLA is turned on. The programming yield is not very high.
Another problem is the so-called oxide “soft breakdown” as shown in FIG. 2(a), referred to Ben Kaczer, et. al, “Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability,” in IEEE Trans. on Elec. Dev., 49(3) 500-507, March 2002. Ideally, a gate oxide should be broken down in the dielectrics to create a permanent short by a high voltage applied, the so-called “hard breakdown” as shown in FIG. 2(b). However, in the most cases, the gate oxide seems conductive after applying a high voltage across a thin oxide film. But the gate oxide may become non-conductive again after cycling or burned in. The physical mechanism of a soft breakdown is very complicated. FIG. 2(a) shows a very simple and intuitive explanation. When a high voltage is applied across a thin oxide, the positive high voltage attracts electrons from the silicon substrate into the oxide. The electrons are piled up in the oxide and form a conductive path such that the oxide appears to be shorted. But those electrons are just temporarily trapped and lined up in the oxide to form a conductive path. Furthermore, this conduction path prevents oxide hard breakdown in other areas. Those charges can be easily returned to substrate after cycling many times so that the state 1 may become state 0 again. The soft breakdown effect makes the gate oxide breakdown anti-fuse very unreliable. This mechanism becomes even worse when the gate oxide is thinner.
FIG. 3 shows another prior art of a split-gate oxide breakdown anti-fuse cell 50. The Access device 30 and the Program device 40 in FIG. 1 are merged into one device 50 in FIG. 3 with a split gate 53—a gate with half thick oxide and half thin oxide near the source 55 and drain 52, respectively. The device 50 has an N+ source 55 coupled to a bitline (BL), a gate 53 with half thick oxide and half thin oxide, and a floating drain 52 near an STI. The source 55 edge has a spacer 54, an LDD region 56, a halo implant region 57 underneath the LDD 56, and a channel region 58. Since the programming happens near the thin oxide region, three possible program areas in FIG. 1 are reduced to only one programming area 51 near the drain 52 to improve program reliability. Though the program yield for the device 50 in FIG. 3 could be better than the device 40 in FIG. 1, the device 50 still suffers the soft breakdown issue. Besides, splitting a gate with half of thick and thin oxides can easily contaminate the delicate gate oxide and make fabrication more complicated. As a result, the yield is not high either.
Accordingly, there is a need to invent an OTP device available in standard CMOS technologies and yet offer small size, high yield, and high reliability to satisfy the requirements of an integrated circuit for most applications.
SUMMARY OF THE INVENTION
The invention pertains to an OTP device and memory that use aggregated area to enhance program yield and reliability in breaking down an oxide near junction area and yet without requiring any additional process steps or masks over standard CMOS logic processes to save costs.
The invention pertains to an OTP device and memory that used non-LDD, special implants, and alternative polarity pulses to suppress soft breakdown so that program yield can be high. Blocking LDD and creating special implants can be achieved in standard CMOS processes by simple operations on layout database without incurring any special processing or masks. Thus, no additional costs are needed for the OTP in embedded applications.



BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be readily understood by the following detailed descriptions in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:
FIG. 1 shows a cross section of a 1.5 T gate oxide breakdown anti-fuse (prior art).
FIG. 2(a) shows a diagram of soft breakdown mechanism.
FIG. 2(b) shows a diagram of hard breakdown mechanism.
FIG. 3 shows a cross section of a 0.5 T split-gate oxide breakdown anti-fuse (prior art).
FIG. 4 shows a cross section of an LDD device with doping concentration and electrical field profile.
FIG. 5(a) shows a diagram of oxide trapping after applying a positive voltage to a gate.
FIG. 5(b) shows a diagram of oxide trapping after applying a negative voltage to a gate.
FIG. 5(c) shows a timing waveform with alternative polarity voltages to suppress soft breakdown in accordance with one embodiment.
FIG. 5(d) shows a band diagram of an enhancement and depletion NMOS devices.
FIG. 6(a) shows a cross section of a 2 T non-LDD anti-fuse cell in accordance with the one embodiment.
FIG. 6(b) shows a cross section of a 2 T non-LDD and special channel anti-fuse cell in accordance with one embodiment
FIG. 6(c) shows a cross section of a 1.5 T non-LDD anti-fuse cell in accordance with one embodiment.
FIG. 6(d) shows a cross section of a 1.5 T non-LDD and special channel anti-fuse cell in accordance with one embodiment.
FIG. 7(a) shows a cross section of a 1 T non-LDD anti-fuse cell with special channel in accordance with one embodiment
FIG. 7(b) shows a cross section of a 0.5 T non-LDD anti-fuse cell with special channel in accordance with one embodiment
FIG. 8(a) shows a layout of a CMOS inverter.
FIG. 8(b) shows a layout of a CMOS inverter with a dummy layer to block NLDD in accordance with the one embodiment.
FIG. 9(a) shows a layout a CMOS inverter with a dummy layer to create native NMOS in accordance with one embodiment.
FIG. 9(b) shows a layout of a CMOS inverter with a dummy layer to create depletion NMOS in accordance with one embodiment.
FIG. 10(a) shows an equivalent circuit of a 1.5 T anti-fuse cell before program.
FIG. 10(b) shows an equivalent circuit of a 1.5 T anti-fuse cell after program.
FIG. 11(a) shows an equivalent circuit of a 0.5 T anti-fuse cell before program.
FIG. 11(b) shows an equivalent circuit of a 0.5 T anti-fuse cell after program.
FIG. 12 shows a 4×4 1.5 T anti-fuse cell array with an equivalent circuit of programmed checkboard pattern in accordance with one embodiment.
FIG. 13 shows a 4×4 0.5 T anti-fuse cell array with an equivalent circuit of programmed checkboard pattern in accordance with one embodiment.



DETAILED DESCRIPTION OF THE INVENTION
This invention discloses several embodiments to increase electrical field by blocking the LDD implant, to make channel region more uniform by using special implants, and to suppress soft breakdown by applying voltages with alternative polarities. By doing so, the program yield can be increased substantially while the cell size remains small. The aggregate-area methods described above can be realized by using operations on layout database, thus no additional masks are needed over standard CMOS logic processes.
The anti-fuse cells shown in FIG. 1 and FIG. 3 have drawbacks: (1) non-uniform program area, and (2) soft breakdown issue that can easily plague the program yield and reliability. This invention discloses several embodiments to aggregate program area while suppressing soft breakdown to enhance programmability. FIG. 4 shows a cross section of an LDD device with doping concentration and electrical field profile, referred to Seiki Ogura, et al, “Design and Characteristics of the Lightly Doped Drain-Source (LDD) Insulated Gate Field-Effect Transistor,” IEEE Trans. on Elec. Dev. ED-27, No. 8, August 1980, pp. 1359-1367. In contrast to the conventional junction profile, the LDD device has a shallow junction and lighter dopant N− region, rather than heavy N+ region, near the drain junction. Therefore, the electrical field is lower from 0.5 MV/cm to 0.35 MV/cm in peak and spreads more near the drain junction. The LDD technique is suitable for most MOS devices to reduce electrical fields in the channel to enable further scaling. However, this technique is not suitable for anti-fuses to enhance breakdown mechanism. The best way to create hard breakdown is to apply a high voltage to incur high and focused electrical field so that the oxide near the junction edge can be broken down once for all. Thus one of the embodiments in this invention is to block LDD in the program device.
Oxide breakdown has been under extensive studies since 1960s. Recently, this topic attracts more attentions because nanometer devices have oxide thickness of about 1.5 nm, that are more vulnerable to oxide damage and circuit malfunctions. In general, soft breakdown has lower threshold to happen than the hard breakdown, referred to T. Pompl, et al, “Investigation of Ultra-Thin Gate Oxide Reliability Behavior by Separate Characterization of Soft Breakdown and Hard Breakdown,” 38th Annual Reliability Physics Symposium, 2000, pp. 40-47. For a oxide thickness of 3.9 nm, the activation energy for hard breakdown is

    
    
        Ea[eV]=1.9535−0.1197*Eox[MV/cm],

and the corresponding soft breakdown is

        Ea[eV]=0.98−0.07*Eox [MV/cm].
    
    


If the electrical field Eox is very low, the activation energy Ea of the soft breakdown is lower than the hard breakdown so that soft breakdown happens before hard breakdown. However, if the electrical field Eox is high enough, the activation energy Ea of the hard breakdown may be lower. The cross over point for Eox is about 20 MV/cm, and the voltage across the oxide is 3V when Tox=1.5 nm. Therefore, it is better to apply a high electrical field so that the hard breakdown can happen before the soft breakdown.
FIGS. 5(a) and 5(b) show how carriers are trapped in an oxide when a positive and negative voltage is applied between a gate and a silicon substrate, respectively. If a positive voltage is applied to a gate, electrons get attracted to the oxide and piled up there. Similarly, if a negative voltage is applied to the gate, holes get attracted to the oxide and piled up there. The early carrier pile-up creates a conductive path and prevents hard breakdown from being happening. By applying positive and negative voltage pulses alternatively, as shown in FIG. 5(c), carriers piled up in the oxide can be neutralized so that the soft breakdown can be suppressed.
FIG. 5(d) shows a band diagram of an enhancement and depletion NMOS. When a metal or polysilicon is in contact with a P type semiconductor, the Fermi energies Ef of both sides are aligned at the same level. The conduction band (Ec) and the valence band (Ev) are bent near the surface accordingly. Since the electrical field near the interface is proportional to the slope of the conduction band, the electrical field near the surface is larger for depletion mode than for enhancement. By implanting a portion of a channel into depletion mode, the electrical field near the surface can be increased, hence to increase the possibility of breakdown there. The portion of depletion mode also reduces hot spots that are more vulnerable to soft breakdown.
Based on the above discussions, this invention discloses three methods to make oxide or junction breakdown more predictable. Firstly, block the LDD in the junction that will be programmed. Blocking LDD creates a higher and more focused electrical field near the junction so that hard oxide or junction breakdown can happen easier. Secondly, making the program channel slightly conductive or conductive, instead of total non-conductive in the prior art, can increase the electrical field on the surface and make the electrical field on the surface more uniform. In other words, making a part or all of the program MOS in native or depletion mode, instead of an enhancement mode, can increase the electrical field and make the electrical field more uniform on the silicon surface to reduce the possibilities of breaking down at some particular hot spots in the channel. Thirdly, applying positive and negative pulses alternatively to heal any soft breakdown, if any. With a higher electrical field, more uniform channel, or alternative polarity voltages, hard breakdown can occur once the soft breakdown is suppressed.
FIG. 6(a) shows a cross section of a 2 T non-LDD anti-fuse cell 120 in accordance with one embodiment. The anti-fuse cell 120 has an NMOS access device 130 and a NMOS program device 140 fabricated in standard CMOS processes. The NMOS 130 has a polysilicon gate 131 coupled to an Access Wordline (WLA), an N+ source 132 coupled to a bitline (BL), and an N+ drain 133. The NMOS 140 has a polysilicon gate 141 coupled to a Program Wordline (WLP), a source 142 coupled to the drain 133 of the NMOS 130, and a drain 122. The LDD in the source edge 142 of MOS 140 is blocked to increase the electrical field near the gate 141 and source junction 142 so that program area 137 can be more focused. If high voltages are applied to WLP and WLA, (i.e. 6-7V) and a low voltage is applied to BL (i.e. 0V), the low voltage in BL can be passed to the source 142 of MOS 140 so that a high voltage can be created between the source 142 and the gate 141 of the program device 140 to cause oxide breakdown. The program area 137 can be more restricted to the gate and source junction due to non-LDD. Before programming there is no conduction path between BL and WLP, when WLA is turned on. After programming there can be a conduction path between BL and WLP, (i.e. gate 141 and source 132 appear to be conductive), when WLA is turned on. Those two conditions represent state 0 and 1, respectively.
FIG. 6(b) shows a cross section of a 2 T non-LDD and special channel anti-fuse cell 220 in accordance with one embodiment. The anti-fuse cell 220 has an NMOS access device 230 and a program device 240 fabricated in standard CMOS processes. The NMOS 230 has a polysilicon gate 231 coupled to an Access Wordline (WLA), an N+ source 232 coupled to a bitline (BL), and an N+ drain 233. The NMOS 240 has a polysilicon gate 241 coupled to a Program Wordline (WLP), a source 242 coupled to the drain 233 of NMOS 230, and a drain 222. The LDD in the source edge 242 is blocked to increase the electrical field near the gate 241 and source junction 242 so that program area 237 can be more focused. Furthermore, the channel region of NMOS 240 is implanted slightly conductive or conductive to create a portion of native NMOS or depletion NMOS, respectively, in contrast to the conventional enhance mode NMOS. When the channel is slightly conductive or conductive, the electrical field can be higher and distributed more uniformly in the channel region 228 to avoid hot spots during oxide breakdown. If high voltages are applied to WLP and WLA (i.e. 6-7V), and a low voltage is applied to BL (i.e. 0V), the low voltage can be passed to the source 242 of NMOS 240 so that a high voltage will be created between the source 242 and the gate 241 of the program device 240 to cause oxide breakdown. The program area 237 is restricted to the gate 241 and source junction 242. Before programming there is no conduction path between BL and WLP, when WLA is turned on. After programming there can be a conduction path between BL and WLP, (i.e. gate 241 and source 232 appear to be conductive), when WLA is turned on. Those two conditions represent state 0 and 1, respectively.
FIG. 6(c) shows a cross section of a 1.5 T non-LDD anti-fuse cell 320 in accordance with one embodiment. The anti-fuse cell 320 has an NMOS access device 330 and a program device 340 fabricated in standard CMOS processes. The NMOS 330 has a polysilicon gate 331 coupled to an Access Wordline (WLA), an N+ source 332 coupled to a bitline (BL), and an N+ drain 333. The NMOS 340 has a polysilicon gate 341 coupled to a Program Wordline (WLP), a source 342 coupled to the drain 333 of NMOS 330, and a floating drain coupled to an STI 322. The LDD in the source edge 342 is blocked to increase the electrical field near the gate 341 and source junction 342 so that program area 337 can be more focused. If high voltages applied to WLP and WLA (i.e. 6-7V), and a low voltage applied to BL (i.e. 0V), the low voltage can be passed to the source 342 of NMOS 340 so that a high voltage will be created between the source 342 and the gate 341 of the program device 340 to cause oxide breakdown. The program area 337 is restricted to the gate 341 and source junction 337. Before programming there is no conduction path between BL and WLP, when WLA is turned on. After programming there can be a conduction path between BL and WLP, (i.e. gate 341 and source 332 appear to be conductive), when WLA is turned on. Those two conditions represent state 0 and 1, respectively.
FIG. 6(d) shows a cross section of a 1.5 T non-LDD and special channel anti-fuse cell 420 in accordance with one embodiment. The anti-fuse cell 420 has an NMOS access device 430 and a program device 440 fabricated in standard CMOS processes. The NMOS 430 has a polysilicon gate 431 coupled to an Access Wordline (WLA), an N+ source 432 coupled to a bitline (BL), and an N+ drain 433. The NMOS 440 has a polysilicon gate 441 coupled to a Program Wordline (WLP), a source 442 coupled to the drain 433 of the NMOS 430, and a floating drain coupled to an STI 422. The LDD in the source edge 442 is blocked to increase the electrical field near the gate 441 and source junction 442 so that program area 437 can be more focused. Furthermore, the channel region of NMOS 440 is implanted slightly conductive or conductive to create a portion of native NMOS or depletion NMOS, respectively, in contrast to the conventional enhance mode NMOS. When the channel is slightly conductive or conductive, the electrical field can be higher and distributed more uniformly in the channel region 428 to avoid any hot spots. If high voltages are applied to WLP and WLA (i.e. 6-7V), and a low voltage is applied to BL (i.e. 0V), the low voltage can be passed to the source 442 of the NMOS 440 such that a high voltage can be created between the source 442 and the gate 441 of the program device 440 to cause oxide breakdown. The program area 437 is restricted to the gate 441 and source junction 437. Before programming there is no conduction path between BL and WLP, when WLA is turned on. After programming there will be a conduction path between BL and WLP, (i.e. gate 441 and source 432 appear to be conductive), when WLA is turned on. Those two conditions represent state 0 and 1, respectively. FIGS. 6(a)-6(d) only show a few of possible embodiments. There are many variations of embodiments with different combinations of LDD/non-LDD, conductive/non-conductive channel, and drain/non-drain region in the invention. Those skilled in the art understand that there are many combinations of embodiments to increase electrical field near source/gate edge or in the channel region and that are still within the scope of this invention.
FIG. 7(a) shows a cross section of a 1 T non-LDD special channel anti-fuse cell 150 in accordance with one embodiment. A single NMOS 150 has a source 155 coupled to a bitline (BL), a gate 153 coupled to a wordline (WL), and a drain 152. The source edge 155 has a spacer 154, an LDD region 156, a halo implant 157 underneath the LDD 156, and a channel region 158. The LDD in the drain edge 152 is blocked to increase the electrical field near the gate 153 and drain junction 152 so that program area 151 can be more focused. Moreover, the channel near the drain 152 is implanted to make the Vt ̃0 or Vt<0, i.e. a portion of native or depletion mode on the silicon surface, respectively, while the channel near the source 155 is implanted with Vt>0, i.e. a portion of enhancement mode device. With differential implants in a channel, the access and program devices can be merged into one without resorting to a split gate as in FIG. 3. If a high voltage (i.e. 6-7V) is applied to WL, and a low voltage (i.e. 0V) applied to BL, the low voltage can be passed into the channel so that a high voltage can be created between the drain 152 and the gate 153 of the NMOS 150 to cause oxide breakdown. The drain 152 can be let floating during programming. The program area 151 can be restricted to the gate 153 and drain junction 152. Before programming there is no conduction path between BL and WL. After programming there can be a conduction path between BL and WL such that the NMOS 150 behaves like gate 153 and drain 152 are conductive. Those two conditions represent state 0 and 1, respectively. The anti-fuse cell 150 can be readily organized as a two-dimensional array to constitute a memory.
FIG. 7(b) shows a cross section of a 0.5 T non-LDD special channel anti-fuse cell 350 in accordance with one embodiment. A single NMOS 350 has a source 355 coupled to a bitline (BL), a gate 353 coupled to a wordline (WL), and a floating drain coupled to an STI 352. The source edge 355 has a spacer 354, an LDD region 356, a halo implant 357 underneath the LDD 356, and a channel region 358. Moreover, the channel near the drain 352 is implanted with Vt ̃0 or Vt<0, i.e. a portion of native or depletion mode, respectively, while the channel near the source 355 is implanted with Vt>0, i.e. an enhancement mode. The program area 351 can be restricted to the gate 353 and STI/channel 352. With differential implants in a channel, the access and program devices can be merged into one without resorting to a split gate as in FIG. 3. If a high voltage (i.e. 6-7V) is applied to WL and a low voltage (i.e. 0V) is applied to BL, the low voltage can be passed into the channel 358 such that a high voltage will be created between the STI/channel 352 and the gate 353 of the NMOS 350 to cause oxide breakdown. The program area 357 can be restricted to an area near the gate 353 and STI/channel 352. Before programming there is no conduction path between BL and WL. After programming there can be a conduction path between BL and WL such that the MOS behaves like gate 353 and STI/channel 352 are conductive. Those two conditions represent state 0 and 1, respectively. The anti-fuse cell 350 can be readily organized as a two-dimensional array to constitute a memory. FIG. 7(b) is a more desirable embodiment over FIG. 7(a).
FIG. 8(a) shows a layout of a CMOS inverter 60. The inverter 60 has a PMOS 65 and NMOS 66; both have a gate 63 and separate active regions 61. The PMOS sits in an N well 62. Contacts 68 couple respective source, drain, and gate to metal layers (not shown) for further interconnect. FIG. 8(b) shows a layout of a CMOS inverter 70 with a dummy layer 79 to block NLDD in accordance with one embodiment. The inverter has a PMOS 75 and NMOS 76; both have a gate 73 and separate active regions 71. The PMOS sits in an N well 72. Contacts 78 couple respective source, drain, and gate to metal layers (not shown) for further interconnect. An NLDD layer 79 covers half of the source/drain of the NMOS 76 and a portion of the NMOS gate 73. In a typical CMOS fabrication process, NLDD layer is usually created from “NOT N well”, which is any area outside of the N well 72 that would receive an N− LDD implant for NMOS. Then gate oxide spacers are generated by depositing or growing a thin layer of oxide and etched anisotropically. An N+ implant follows to create source and drain areas. To block NLDD in the right side of source/drain area of the NMOS 76, a layer 79 covers half of the source/drain area 71 and a portion of the gate 73 so that the right side does not undergo any LDD implant and subsequent oxide spacer building process. This can be achieved by operations on layout database in standard CMOS processes without any new masks or process steps.
FIG. 9(a) shows a layout of a CMOS inverter 80 with a dummy layer 89 covered to create a native NMOS 86 in accordance with one embodiment. The inverter 80 has a PMOS 85 and NMOS 86; both have a gate 83 and separate active regions 81, i.e. source or drain region. The PMOS sits in an N well 82. Contacts 88 couple respective source, drain, and gate to metal layers (not shown) for further interconnect. A native layer 89 (NTN_N layer) covers the source, drain, and gate of NMOS 86 to blocks threshold voltage (Vt) adjust implant and related field implant so that the NMOS 86 has a threshold voltage of about 0, i.e. Vt ̃0V. The Vt adjust implant or field implant layers may be block by operations on layout database so that the native NMOS area is considered neither N well nor P well, instead of (not N well) for regular enhancement mode NMOS. There are some variations in CMOS processes that Vt adjust implant may be skipped, new additional implant may be introduced, or operations on layout database may be different, but the end result is to create an NMOS device with threshold voltage near 0V, i.e. Vt ̃0V. Those skilled in the art understand that the above discussions are for illustrative purpose and any embodiments to create native NMOS devices may vary and that are still within the scope of this invention.
FIG. 9(b) shows a layout of a CMOS inverter 90 with a dummy layer (DUMMYN) 99 to create a depletion NMOS 96 in accordance with one embodiment. The inverter 90 has a PMOS 95 and NMOS 96; both have a gate 93 and separate active regions 91, i.e. source or drain. The PMOS sits in an N well 92. Contacts 98 couple respective source, drain, and gate to metal layers (not shown) for further interconnect. Any N type implants, such Arsenide or Phosphorous, in the channel decrease the threshold voltage of an NMOS to make the surface more conductive. In a typical CMOS process, a channel in a PMOS device tends to have N type implants to adjust threshold voltage or to suppress short channel effects. These implants can be incorporated into the channel of NMOS devices by treating the area covered by DUMMYN as PMOS, i.e. the area to receive PMOS Vt adjustment implant is modified from (N well) to (N well AND DUMMYN). Some other N type implants for PMOS can be used for DUMMYN area as well. There are some variations in CMOS processes that Vt adjust implant may be added or skipped, punch-through suppress implant may be added or skipped, new additional implant may be introduced, or operations on layout database may be different. Those skilled in the art understand that the above discussions are for illustrative purpose and any embodiments to create depletion MOS devices may vary and that are still within the scope of this invention.
The above descriptions on this invention are for exemplifying purposes. There can be many embodiments for this invention based on the above discussions. For examples, the access and program devices can be PMOS instead of NMOS. The mask operations on layer database to block LDD, generate native or depletion NMOS/PMOS devices can be different. The anti-fuse cell can be 2 T with an explicit drain area in the program device or 1.5 T without a drain area in the program device. Similarly, the anti-fuse cell can be 1 T with an explicit drain area in the merged access/program device or 0.5 T without a drain area in access/the program device. Those skilled in the art understand that the embodiments may differ and that are still within the scope of this invention.
FIGS. 10(a) and 10(b) show equivalent circuits of a 1.5 T anti-fuse cell 10 before and after program. The anti-fuse 10 has an access device 12 and a program device 11. Device 12 has a source coupled to a bitline (BL), a gate coupled to an Access Wordline (WLA), and a drain 14. Device 11 has a source coupled to the drain 14 of device 12, a gate coupled to a Program Wordline (WLP), and a floating drain. To program the anti-fuse cell 10, applied a low voltage (i.e. 0V) to BL, a high voltage (i.e. 6-7V) VPP2 to WLP, and another high voltage (i.e. 1 V) VPP1 to WLA to turn on the access device 12 so that there is a high voltage path from WLP through device 12 to BL to break the oxide in the source side (node 14) of the program device 11. VPP1 can be lower than VPP2 or just high enough to turn on the access device 12. Before programming, the equivalent circuit between WLP and node 14 is open that can be modeled as a fringing capacitor. After programming, the equivalent circuit between WLP and source (node 14) of the program device 11 is conductive that can be modeled as a resistor. This equivalent circuit can be applied to the anti-fuse cells in FIGS. 6(a)-6(d) as well.
FIGS. 11(a) and 11(b) show equivalent circuits of a 0.5 T anti-fuse cell 20 before and after program. The anti-fuse cell 20 has a merged access and program device 22. Device 22 has a source coupled to a bitline (BL), a gate coupled to an Access Wordline (WLA), and a drain or STI/channel 24. To program the anti-fuse cell 20, applying a low voltage (i.e. 0V) to BL, a high voltage (i.e. 6-7V) to WLA, so that there is a high voltage path from WLA through device 22 to BL. Before programming, the equivalent circuit between WLA and the STI/channel 24 is open that can be modeled as a fringing capacitor. After programming, the equivalent circuit between WLA and the STI/channel 24 is conductive that can be modeled as a resistor. This equivalent circuit can be applied to the anti-fuse cells in FIG. 7(a) as well.
FIG. 12 shows a 4×4 array 50 of 1.5 T anti-fuse cells programmed in checkboard pattern in accordance with one embodiment. The anti-fuse cell array 50 has 4 rows and 4 columns of anti-fuse cells 52. The anti-fuse cell 52-00 has an access device 55 with a source coupled to BL0, a gate coupled to access gate WLA0, and a drain 54. The anti-fuse cell 52-00 also has a program device 51 with a source coupled to the drain 54 of the access device 55, a gate coupled to program gate WLP0, and a floating drain. The anti-fuse cells 52 are organized as a 4×4 array with the sources of the access device in the same column connected as bitlines BLj (j=0,1,2,3). The gates of the access devices in the same row are connected as WLAi (i=0,1,2,3). The gates of the program devices in the same row are connected as WLPi (i=0,1,2,3).
To select the cell 52-00 for programming, apply 1V to WLA0, 6-7V to WLP0, and 0 to BL0 so that the source 54 of the program device 51 can be programmed to be conductive to WLP0, while keeping the voltages for the unselected cells as 0V, 0V, and 0V to WLP1-WLP3, WLA1-WLA3, and BL1-BL3, respectively. To select the cell 52-00 for reading, apply 1V to WLA0, 1V to WLP0, and pre-charge BL0 to 0V, while keeping the voltages for the unselected cells as 0V, 0V, and 0V to WLP1-WLP3, WLA1-WLA3, and BL1-BL3, respectively. If the cell 52-00 is not programmed, the access device 55 is not turned on that the BL0 remains at 0V. However, if the cell 52-00 is programmed, the BL0 can be conductive to WLP0, or 1 V. If the cell 52-00 is programmed, the source 54 and the gate of the program device 51 are conductive such that the BL0 is conductive to WLP0 when the access device 55 is turned on. The voltage differences in BL0 can be sensed to determine the proper logic states. Those skilled in the art understand that the numbers of row or column may vary, the row and column are interchangeable, the physical directions of the WLPi, WLAi, and BLj may vary, and the voltages applied to WLAi, WLPi, and BLj may vary and that are still within the scope of this invention, where i=0,1,2,3, and j=0,1,2,3.
FIG. 13 shows a 4×4 array 60 of 0.5 T anti-fuse cells programmed with checkboard pattern in accordance with one embodiment. The anti-fuse cell array 60 has 4 rows and 4 columns of anti-fuse cells 62. The anti-fuse cell 62-00 has a merged access and program device 61 with a source 65 coupled to the BL0, a gate coupled to access/program gate WLA0, and a floating drain 64. The anti-fuse cells 62 are organized as a 4×4 array with the sources of the access device in the same column connected as bitlines BLj (j=0,1,2,3). The gates of the access devices in the same row are connected as WLAi (i=0,1,2,3).
To select the cell 62-00 for programming, apply 6-7V to WLA0 and 0 to BL0 so that the floating drain 64 can be conductive to WLA0, while keeping the voltages of the unselected cells as 0V, and 3V to WLA1-WLA3, and BL1-BL3, respectively. To select the cell 62-00 for reading, apply 1V to WLA0, and pre-charge BL0 to 0V, while keeping the voltages for the unselected cells as 0V, and 0V to WLA1-WLA3, and BL1-BL3, respectively. If the cell 62-00 is not programmed, the BL0 remains at 0V. However, if the cell 62-00 is programmed, the BL0 can be clamp to V(WLA0)−Vthn, or 0.3V, where Vthn (i.e. 0.7V) is the threshold voltage of the enhancement mode portion of device 61. If the cell 62-00 is programmed, the drain and the gate of the device 62-00 are conductive such that a diode-connected MOS 61 exists between the WLA0 to BL0 to clamp BL0. This after-programmed configuration allows the anti-fuse cells being organized as a two dimensional array. Those skilled in the art understand that the numbers of row or column may vary, the row and column are interchangeable, the physical directions of the WLAi, and BLj may vary, and the supply voltages may vary and that are still within the scope of this invention.
The invention can be implemented in a part or all of an integrated circuit in a Printed Circuit Board (PCB), or in a system. The MOS in the anti-fuse cell can be either NMOS or PMOS. There are various embodiments in applying voltages to the BL, WLA, or WLP to program or read, and various embodiments to create native or depletion mode in part or all of the devices. There are also various embodiments to block LDD in different source or drain regions. The program device in the anti-fuse cells can have an explicit drain junction or none. The methods to enhance electrical fields and to neutralize carriers piled up can be embodied separately or all, depending on the needs. Various embodiments can be implemented separately or all. They can be combined in part or all and that are still within the scope of this invention.
The many features and advantages of the present invention are apparent from the written description and, thus, it is intended by the appended claims to cover all such features and advantages of the invention. Further, since numerous modifications and changes will readily occur to those skilled in the art, it is not desired to limit the invention to the exact construction and operation as illustrated and described. Hence, all suitable modifications and equivalents may be resorted to as falling within the scope of the invention.

## Claims

1. An anti-fuse memory comprises:
a plurality of anti-fuse cells, at least one of the cells comprising:
a first MOS having a gate coupled to an access wordline (WLA), and a first active region coupled to a bitline (BL);
a second MOS having a gate coupled to a program wordline (WLP), a first active region coupled to the second active region of the first MOS;
the first active region of the second MOS being blocked Lightly-Doped Drain-Source (LDD) region; and
the anti-fuse cell being configured to be programmable into another logic state by applying a first voltage supply to the bitline, a second voltage supply to the access wordline, and a third voltage supply to the program wordline so that the bitline being conductive to the program wordline when the first MOS being turned on.

2. An anti-fuse cell as recited in claim 1, wherein the second MOS does not have any second active region.

3. An anti-fuse cell as recited in claim 1, wherein the second MOS is a native device in part or all.

4. An anti-fuse cell as recited in claim 1, wherein the second MOS is a depletion-mode device in part or all.

5. An anti-fuse cell as recited in claim 1, wherein the first voltage supply is at a fixed voltage, the magnitude of the second to the first supply voltage is high enough to turn on the first MOS, and the third to the first voltage supply has a magnitude higher than the second to the first voltage supply during programming.

6. An anti-fuse cell as recited in claim 1, wherein the first voltage supply is at a fixed voltage, the magnitude of the second to the first voltage supply is high enough to turn on the first MOS, and the third to the first voltage supply is applied with positive and negative pulses alternatively during programming.

7. An anti-fuse cell as recited in claim 1, wherein the first voltage supply is at a fixed voltage, the magnitude of the second to the first voltage supply is applied to turn on the first MOS, and the resistance between the program wordline and the bitline is sensed to determine the logic state during read.

8. An anti-fuse memory as recited in claim 1, wherein the access wordlines and the program wordlines of the cells are in a first direction and the BLs of the cells are in a second direction perpendicular to the first direction.

9. An electronics system comprises:
a processor;
at least one anti-fuse memory operatively connected to the processor, the anti-fuse memory comprises a plurality of anti-fuse cells, at least one of the cells comprising:
a first MOS having a gate coupled to an access wordline (WLA), and a first active region coupled to a bitline (BL);
a second MOS having a gate coupled to a program wordline (WLP), a first active region coupled to the second active region of the first MOS;
the first active region of the second MOS being blocked Lightly-Doped Drain-Source (LDD) region; and
the anti-fuse cell being configured to be programmable into another logic state by applying a first voltage supply to the bitline, a second voltage supply to the access wordline, and a third voltage supply to the program wordline so that the bitline being conductive to the program wordline when the first MOS being turned on.

10. A method for providing anti-fuse memory comprises:
providing a plurality of anti-fuse cells, at least one of the cells comprises:
a first MOS having a gate coupled to an access (WLA), and a first active region coupled to a bitline (BL);
a second MOS having a gate coupled to a program wordline (WLP), a first active region coupled to the second active region of the first MOS; and
the first active region of the second MOS is blocked Lightly-Doped Drain-Source (LDD) region; and

providing a first voltage supply to the bitline, a second voltage supply to the access wordline, and a third voltage supply to the program wordline so that the anti-fuse cell being configured to be programmable into another logic state by making the bitline conductive to the program wordline, when the first MOS being turned on.

11. An anti-fuse memory comprises:
a plurality of anti-fuse cells, at least one of the cells comprising:
a MOS having a gate coupled to an access (WLA), and a first active region coupled to a bitline (BL);
a part or all of the channel region of the MOS being conductive; and
the anti-fuse cell being configured to be programmable into another logic state by applying a first voltage supply to the bitline and a second voltage supply to the access wordline, so that the bitline being conductive to the access wordline when the MOS being turned on.

12. An anti-fuse cell as recited in claim 11, wherein the MOS does not have any second active region.

13. An anti-fuse cell as recited in claim 11, wherein the MOS has a second active region that is blocked Lightly Doped Drain (LDD) region.

14. An anti-fuse cell as recited in claim 11, wherein the first voltage supply is at a fixed voltage, the magnitude of the second to the first supply voltage is high enough to break down the gate oxide during programming.

15. An anti-fuse cell as recited in claim 11, wherein the first voltage supply is at a fixed voltage, the second to the first voltage supply is applied with positive and negative pulses alternatively during programming.

16. An anti-fuse cell as recited in claim 11, wherein the second voltage supply is applied to turn on the MOS, and the resistance between the access wordline and the bitline is sensed to determine the logic state during read.

17. An anti-fuse memory as recited in claim 11, wherein the access wordlines of the cells are in a first direction and the bitlines of the cells are in a second direction perpendicular to the first direction.