# Patent

## Title
Video coding transform systems and methods

## Abstract

In some embodiments, a HEVC (High Efficiency Video Coding, MPEG-H Part 2, H.265) video coder (encoder/decoder) transform unit includes nested transform stages, with 8×8 transform computation hardware, e.g. fused quad multiply accumulate (MAC) units and adders, forming part of 16×16 transform computation hardware, which in turn forms part of a 32×32 video transform computation unit. Control logic and multiplexers may be used to reconfigure interconnections between MAC units depending on the size of incoming video blocks. The transform of a 32×32 video block is computed in a fixed number of clock cycles that is independent of whether or how the 32×32 block is partitioned in smaller blocks. A redundant binary format is used until the final stage of operations to increase the speed of computation.

## Background
RELATED APPLICATION DATA
This application claims the benefit of the filing date of U.S. Provisional Patent Application No. 61/834,037, filed Jun. 12, 2013, which is herein incorporated by reference.


BACKGROUND OF THE INVENTION
The invention relates to video data processing, an in particular to video encoding and decoding systems and methods including video transform computation units.
Video processing, be it video compression, video decompression, or image processing in general, makes use of large amounts of data which are typically organized in video frames (pictures). Video processing generally requires significant computational resources and memory bandwidth. The computational burden and associated memory bandwidth and power requirements of video processing can be particularly challenging in mobile, battery-operated devices, which are subject to stringent power consumption constraints. In particular, using higher clock frequencies to improve performance may lead to higher power consumption, which may be particularly undesirable in mobile devices. As video resolutions increase to 4 k and beyond, performing video processing, and particularly video decoding, in real time on mobile devices can pose new challenges.
SUMMARY OF THE INVENTION
According to one aspect, an integrated circuit comprises an 8-point video transform computation unit comprising a first set of multiply-accumulate (MAC) units configured to generate an 8-point transform of 8×8 video block data; a 16-point video transform computation unit remainder comprising a second set of MAC units connected to the first set of MAC units, wherein the first set of MAC units and the second set of MAC units are part of a 16-point video transform computation unit configured to generate a 16-point transform of 16×16 video block data; and a 32-point video transform computation unit remainder comprising a third set of MAC units connected to the second set of MAC units, wherein the first set of MAC units, the second MAC units, and the third set of MAC units are part of a 32-point video transform computation unit configured to generate a 32-point transform of 32×32 video block data.
According to another aspect, an integrated circuit comprises a plurality of multiply-accumulate (MAC) units; and a plurality of adders connected to the MAC units. The plurality of MAC units and plurality of adders are connected to form a 32-point video transform computation unit configured to configured to generate a 32-point transform of 32×32 video block data. The 32-point video transform computation unit comprises a 16-point video transform computation subsection configured to alternatively generate part of the 32-point transform and generate a 16-point transform of 16×16 video block data. The 16-point video transform computation subsection comprises an 8-point video transform computation subsection configured to alternatively generate part of the 32-point transform of 32×32 video block data, part of a 16-point transform of 16×16 video block data, and an 8-point transform of 8×8 video block data.



BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing aspects and advantages of the present invention will become better understood upon reading the following detailed description and upon reference to the drawings where:
FIG. 1 shows an exemplary video coding (encoding and/or decoding) system including a video prediction cache, according to some embodiments of the present invention.
FIG. 2-A shows an exemplary video image decoder including a lossless 2D decoder according to some embodiments of the present invention.
FIG. 2-B shows an exemplary video image encoder including a lossless 2D decoder according to some embodiments of the present invention.
FIG. 3 shows a number of exemplary pixel sequences for different picture formats according to some embodiments of the present invention.
FIG. 4 shows a number of exemplary transform coefficients for a 32×32 video transform according to some embodiments of the present invention.
FIGS. 5-A-C each show part of exemplary code characterizing nested 32×32, 16×16, 8×8 and 4×4 video transforms according to some embodiments of the present invention.
FIG. 6 shows exemplary code characterizing a number of transform computational units according to some embodiments of the present invention.
FIGS. 7-A-B each show part of exemplary code characterizing a usage and schedule of computational units for a 32 point transform, according to some embodiments of the present invention.
FIG. 8-A shows a fused quad multiply accumulate (MAC) unit according to some embodiments of the present invention.
FIG. 8-B shows exemplary control logic and an associated multiplexer used to alter transform unit configurations in response to a determined block size according to some embodiments of the present invention.
FIG. 9 shows the structure of an exemplary 32 point video transform computation unit and a 16 point subset according to some embodiments of the present invention.
FIG. 10 shows exemplary code characterizing a usage and schedule of computational units for a 16 point transform, according to some embodiments of the present invention.
FIG. 11-A shows the structure of an exemplary 16 point video transform computation unit and an 8 point subset according to some embodiments of the present invention.
FIG. 11-B shows the structure of an exemplary 16 point video transform computation unit and a 4 point subset according to some embodiments of the present invention.
FIG. 12 shows exemplary code characterizing a usage and schedule of computational units for an 8 point transform, according to some embodiments of the present invention.
FIG. 13 shows the structure of an exemplary 8 point video transform computation unit according to some embodiments of the present invention.
FIG. 14 shows exemplary code characterizing a usage and schedule of computational units for a 4 point transform, according to some embodiments of the present invention.
FIG. 15 shows the structure of an exemplary 4 point video transform computation unit according to some embodiments of the present invention.
FIG. 16 is a flowchart illustrating a sequence of steps performed according to some embodiments of the present invention.



DETAILED DESCRIPTION OF THE INVENTION
The following description illustrates the present invention by way of example and not necessarily by way of limitation. Any reference to an element is understood to refer to at least one element. A set of elements is understood to include one or more elements. A plurality of elements includes at least two elements, and multiple elements refers to at least two elements. Unless otherwise specified, each recited element or structure can be formed by or be part of a single structure or unit, or be formed from multiple distinct structures or units. Unless otherwise specified, any recited connections can be direct connections or indirect operative connections established through intermediary circuit elements or structures. The statement that two or more events or actions happen synchronously is understood to mean that the events/actions happen on the same clock cycle. Unless otherwise specified, the term “access” is used below to encompass read and write transactions; in the context of a read transaction, accessing data refers to reading data, while in the context of a write transaction, accessing data refers to writing data. Unless otherwise specified, the term “coding” refers to encoding and/or decoding. Video data includes pixel-domain as well as frequency-domain video data (e.g. frequency-domain residual data). Unless otherwise specified, the term “transform” encompasses both forward and inverse transforms. Computer readable media encompass non-transitory (storage) media such as magnetic, optic, and semiconductor media (e.g. hard drives, optical disks, flash memory, DRAM), as well as communications links such as conductive cables and fiber optic links. According to some embodiments, the present invention provides, inter alia, computer systems including at least one processor and/or memory programmed to perform the methods described herein, as well as computer-readable media encoding instructions to perform the methods described herein.
FIG. 1 shows an exemplary data processing system 10 according to some embodiments of the present invention. One or more buses 20 connect a microprocessor (CPU) 22, memory (e.g. DRAM) 30, input devices (e.g. mouse, keyboard) 24, output devices (e.g. display, speakers, haptic/vibration generator) 32, storage devices (e.g. hard drive, solid state drive) 26, and a communication interface controller (e.g. network interface card) 34. The illustrated computer system 10 may be a server, personal computer, tablet, or mobile communication device (e.g. smartphone) capable of performing video coding (encoding and/or decoding) operations.
Microprocessor 22 may be a general-purpose processor (e.g. a multi-core processor) integrated on a semiconductor substrate and running software implementing a number of system and/or method components as described below. In some embodiments, microprocessor 22 may include dedicated special-purpose hardware units (e.g. cores) implementing in hardware at least some of the system and/or method components described below. In particular, in some embodiments, hardware-implemented video encoders and/or decoders form part of microprocessor 22.
FIG. 2-A shows an exemplary video image decoder 36, while FIG. 2-B shows an exemplary video image encoder 136 according to some embodiments of the present invention. In some embodiments, at least some of the components shown in FIGS. 2-A and 2-B may be implemented using software running on a general-purpose processor, while at least some components, and in particular the video reorder buffer controllers described below, may be implemented as special-purpose hardware units.
As shown in FIG. 2-A, decoder 36 includes a number of decoder units connected between a video input and a corresponding bitstream output: an entropy decoder (CABAC) unit 40, an inverse quantization unit 44, an inverse transform unit 46, a motion vector unit 48, an intra prediction unit 50, a motion compensation unit 52, a prediction cache 54, a lossless 2D decoder unit 58, a frame storage unit 60, a lossless 2D encoder unit 62, and a loop filter unit 64. Decoder 36 receives a compressed standard-compliant byte-stream and outputs pictures in raster order.
As shown in FIG. 2-B, encoder 136 includes a number of encoder units connected between a video input and bitstream output: a video statistics generation unit 140, an intra prediction unit 144, a motion estimation unit 146, a prediction cache 148, a lossless 2D decoder unit 58, a residual determination unit 152, a forward transform unit 154, a forward quantization unit 158, an inverse quantization unit 160, an inverse transform unit 162, a bits estimation unit 164, a rate-distortion optimization unit 166, a frame storage unit 168, a lossless 2D encoder unit 62, a loop filter unit 174, a triage station unit 176, and an entropy encoder (CABAC) unit 178. In some embodiments, frame storage units 60, 168 may be provided off-die, in external memory. In some embodiments, frame storage units 60, 168 are included on-die (on the same semiconductor substrate) with the other components shown in FIGS. 2-A-B. Encoder 136 receives picture data in raster order and outputs a compressed standard-compliant byte-stream.
Decoder 36 and/or encoder 136 perform video coding operations according to one or more video coding standards such as MPEG-2, H.264 (MPEG 4 AVC), and/or H.265 (HEVC, or High Efficiency Video Coding). Compared to H.264, HEVC may allow increased compression rates at the same level of quality, or alternatively provide improved video quality at the same bit rate, but generally requires increased computational and memory bandwidth resources.
In some embodiments, decoder 36 and encoder 136 support multiple picture formats, including monochrome, 4:2:0, 4:2:2, and 4:4:4 chroma formats, planar, interleaved, and planar interleaved. FIG. 3 illustrates a number of exemplary pixel sequences: a monochrome sequence 200, a 4:2:0 planar sequence 202, a 4:2:2 planar sequence 204, a 4:4:4 planar sequence 406, a 4:2:0 planar interleaved sequence 208, a 4:2:2 planar interleaved sequence 210, a 4:4:4 planar interleaved sequence 212, a 4:2:0 interleaved sequence 214, a 4:2:2 interleaved sequence 216, and a 4:4:4 interleaved sequence 218. In FIG. 3, Y denotes luminance (luma), while Cb and Cr denote blue-difference and red-difference chrominance (chroma) components, respectively. In the planar interleaved sequences 208-212, Cb and Cr are interleaved at the byte level.
The HEVC (High Efficiency Video Coding, MPEG-H Part 2, H.265) standard makes use of 32×32, 16×16, 8×8, and 4×4 transforms to convert samples between the spatial and frequency domains. The transforms are separable, i.e. multiple one-dimensional 32, 16, 8, and 4 point transforms can be used to generate the corresponding two-dimensional transforms. As a convention, for the encoder, the transform is computed first horizontally, then vertically; for the decoder, first vertically, then horizontally.
FIG. 4 shows a number of exemplary transform coefficients for a 32×32 HEVC video transform according to some embodiments of the present invention. The transform coefficients shown in FIG. 4 are defined by the HEVC standard. The coefficients are the same for forward and inverse transforms; for an inverse transform, the (frequency-domain) input data is input in reverse order relative to the (pixel-domain) input data of a forward transform. In some embodiments, for example for different standards, different coefficients may be used. Using the regular transform coefficient symmetries and antisymmetries, the 32×32=1024 coefficients can be reduced to the 32 coefficients shown in the first column of FIG. 4. The coefficient names shown in FIG. 4 include two or three characters. The first character is a ‘C’ for coefficient, as distinct from sample. The second character is a digit that indicates how many times the column 0 vertical coefficient position is a multiple of 2. In this way, the coefficients can be partitioned in 6 classes: odd coefficients that start with ‘C0’, odd multiples of 2 that start with ‘C1’, odd multiples of 4 that start with ‘C2’, odd multiples of 8 that start with ‘C3’, odd multiples of 16 that start with ‘C4’, and even multiples of 4 that start with ‘C5’. The third character is used only if there is more than one coefficient in the class. As described below, coefficient class C0 is used only by the 32 point transform, C1 by the 32 and 16 point transforms, C2 by the 32, 16, and 8, and C3, C4, and C5 by all transforms.
Calculating a video transform can be computationally intensive, particularly for larger transform sizes. Table 1 shows exemplary numbers of multiplication and addition operations involved in a full matrix multiplication and a calculation using the known Chen algorithm for one-dimensional transforms of different sizes up to 32:







TABLE 1







Multiplies and Adds for the 4, 8, 16, and 32 point one dimensional transforms










Matrix multiplication
Chen algorithm















Transform


Multiplies/
Adds/


Multiplies/
Adds/


Size
Multiplies
Adds
sample
sample


sample
sample


















4
16
12
4.0
3.0
6
8
1.5
2.0


8
64
56
8.0
7.0
22
28
2.8
3.5


16
256
240
16.0
15.0
86
100
5.4
6.3


32
1024
992
32.0
31.0
342
372
10.7
11.6









Performing such numbers of computations requires hardware of commensurate complexity. In particular, the amount of hardware required increases with the transform size and with the number of different transform sizes supported by the system. Exemplary systems and methods as described below allow reducing the amount of logic (hardware) required to implement multiple transform sizes, by allowing the reuse of smaller-transform hardware in the computation of larger transforms. Hardware is effectively nested, with 4-point transform hardware forming part of 8-point transform hardware, which in turn forms part of 16-point transform hardware, which in turn forms part of 32-point transform hardware. For clarity, the description below will show examples of both code characterizing the operations performed by various transforms, and corresponding hardware used to implement the operations.
In particular, the description below focuses on a relatively compact transform unit implementation using twelve 8×16-bit fused quad MAC units and 19 adders that can compute a 32 point transform in 8 cycles, a 16 point transform in 4 cycles, an 8 point transform in 2 cycles and a 4 point transform in 1 cycle, all with a latency of 3 cycles corresponding to three computational stages (delineated by two register stages shown in FIG. 9). In exemplary embodiments, the 32×32 transform takes 32*8=256 cycles, the 16×16 transform takes 16*4=64 cycles, the 8×8 transform takes 8*2=16 cycles, and the 4×4 transform takes 4*1=4 cycles. In such a system, the transform of any 32×32 block takes 256 cycles, no matter how the 32×32 block is partitioned in 32×32, 16×16, 8×8, and 4×4 transforms. The ability to compute a 32×32 transform in constant time regardless of the transform partitioning is particularly useful in a pipeline implementation.
FIGS. 5-A-C each show part of exemplary code characterizing nested 32-point, 16-point, 8-point and 4-point video transforms according to some embodiments of the present invention. The code of FIGS. 5-A-C should be read together; three separate figures are used due to page/text size limitations. FIG. 5-B shows an inner 4 point transform loop 300, which is nested within the 8-point transform loop, which is in turn nested within the 16-point transform loop (shown in FIGS. 5-A and 5-B), which is in turn nested within the 32-point transform loop (shown in FIGS. 5-A and 5-C). The innermost section 300 is used by all transforms, the next section by all except the 4 point transform, the next by the 32 and 16 point transform, and the outermost only by the 32 point transform. In FIG. 5-A-C, the transform coefficients use three character names, the first being always ‘c’, followed by the matrix row and column index expressed as base 32 digits. The samples use two characters names, the first being always ‘s’, followed by the index expressed as a base 32 digit. The letter “e” refers to even, “o” refers to odd, and multiple instances of “e” refer to how many times the variable is even (the power of two that is a factor of the variable).
FIG. 6 shows exemplary code characterizing a number of transform computational units according to some embodiments of the present invention. The variables mac4 and mac4x represent operations performed by 8×16-bit fused quad MAC units. In some embodiments, each MAC unit uses a Wallace tree with a modified Booth recoding algorithm. A Wallace tree is a known hardware implementation of a digital circuit that multiplies two integers. The modified Booth multiplication algorithm is a known multiplication algorithm that multiplies two binary numbers. For 8-bit coefficients, there are 16 entries in the corresponding Wallace tree, which may be implemented using 6 Carry Save Adders (CSA) as described below. The output may be kept in redundant binary format, which allows fitting the entire MAC operation in one cycle. The operations performed to determine mac4 and mac4x differ in that mac4x also provides a multiply-subtract output used by the 8 point transform. The operations represented by the variables add2 and sub2 add/subtract two numbers in redundant binary format. A redundant binary representation uses more bits than needed to represent a single binary digit, so that numbers may have several representations. Employing a binary redundant format allows performing addition operations without a carry, and consequently without incurring a delay that would be caused by propagating a carry through an addition unit. The output may also be kept in redundant binary format, and each of the operations may be implemented with two CSAs as described below. Finally, the operation represented by the variable add may be implemented using a regular carry-propagate adder.
FIGS. 7-A-B each show part of exemplary code characterizing a usage and schedule of computational units for a 32 point transform, according to some embodiments of the present invention. The notation “r” refers to registers, as described below. The illustrated transform unit is implemented as a three stage pipeline. The mac4 and mac4x units (see FIGS. 6 and 7-A) operate in the first pipestage, the add2 and sub2 units (see FIGS. 6 and 7-B) in the second, and the add unit (see FIGS. 6 and 7-B) in the third. The add units are the only units that propagate the carry.
In some embodiments, the computations described above are implemented using a plurality of fused quad multiply accumulate (MAC) units. FIG. 8 shows a fused quad multiply-accumulate (MAC) unit 400 suitable for operating on 8-bit coefficients and 16-bit samples according to some embodiments of the present invention. A fused MAC performs a multiply-add operation in one step, with a single Wallace tree and a single rounding. In some embodiments, single, dual, octal and/or other MAC units may be used. Also, unfused MAC units may be used instead of or in addition to fused MAC units.
FIG. 8-B shows exemplary control logic 410 and an associated multiplexer 412 used to alter transform unit configurations in response to a determined block size according to some embodiments of the present invention. Control logic 410 receives an indicator of a current block size for a video block to be processed, and selects an output of multiplexer 412 according to the block size. Under the control of control logic 410, multiplexer 412 accordingly selects between alternative connections between MAC units and/or associated registers to generate alternative transform unit configurations as described below.
FIG. 9 shows the structure of an exemplary 32-point video transform computation unit 500 and a 16 point subset 502 according to some embodiments of the present invention. The structure of FIG. 9 may be used to implement the exemplary code shown in FIGS. 7-A-B. The 32-point transform computation unit 500 comprises 16-point subset 502, which is used for 16 point computations, and a 32 point remainder 504, shown in grey in FIG. 9, which is used for 32 point computations but not 16 point computations. The twelve register pairs r100 to r1b1 store the outputs of the twelve fused quad MACs from the first pipestage (mac40 to mac4b) in redundant binary format, and the four register pairs r200 to r231 store the outputs of the second stage adders and subtractors add25 to add2d&sub2e, also in redundant binary format. The outputs of the the four register pairs r200 to r231 are connected to the four adders add0 to add3 of the third stage. For the 16-point transform, the 32 point remainder 504 (the gray blocks in FIG. 9) is not used as that section implements the first outer section of the code of FIGS. 5-A-C. The 16-point transform uses the mac46 and mac47 units, as the 16-point transform needs to be computed in 4 cycles, not 8.
FIG. 10 shows exemplary code characterizing a usage and schedule of computational units for a 16 point transform, according to some embodiments of the present invention, while FIGS. 11-A-B show exemplary hardware suitable for implementing the code of FIG. 10. As shown in FIG. 10, the 16-point transform uses only the even samples and coefficients of the 32-point transform.
FIG. 11-A shows the structure of an exemplary 16 point video transform computation unit 510, an 8 point subset 512 used for 8 point computations, and a 16 point remainder 514, shown in grey in FIG. 11-A, which is used for 16 point computations but not 8 point computations, according to some embodiments of the present invention. The 16 point remainder 514 implements the second outer section shown in FIG. 5-A, and is not used for 8 point computations. The mac47 unit is used, as the 8-point transform is computed in 2 cycles, not 4. Relative to the configuration shown in FIG. 9, the outputs of the add23 & sub24 units are connected to the inputs of the r200, r201, r210, r211 registers, and the sub21 and add2b outputs are connected to the inputs of add2d & add2e with the help a few multiplexers (FIG. 8-B).
FIG. 11-B shows the structure of 16 point video transform computation unit 510, a 4 point subset 516 used for 4 point computations, and a 16 point remainder 518, shown in grey in FIG. 11-B, which is used for 16 point computations but not 4 point computations, according to some embodiments of the present invention. The 4-point transform is implemented as full matrix multiplication because the alternate transform used for intra 4×4 luma does not have the same symmetries as the regular transform. Using a full matrix multiplication does not increase the overhead as the 4-point matrix multiplication uses 16 MACs provided by 4 fused MAC units mac48, mac49, mac4a, mac4b. The 16 point remainder 518 implements the outer section shown in FIG. 5-B (third outer section in the combined code of FIGS. 5-A-C), and is not used in the 4-point calculations. The 4-point transform is computed in one cycle.
FIG. 12 shows exemplary code characterizing a usage and schedule of computational units for an 8-point transform, according to some embodiments of the present invention. FIG. 13 shows the structure of an exemplary 8 point video transform computation unit suitable for implementing the code of FIG. 12 according to some embodiments of the present invention. The 8-point transform uses only the multiple of 4 samples and coefficients of the 32-point transform. Relative to the structure shown in FIG. 11-A, the outputs of add20 & sub21 units are connected to the inputs of the r200, r201, r210, r211 registers, the eee10 and eee11 outputs of the mac4b unit to the inputs of r160 and r161, and the r170 and r171 outputs to the inputs of add2d & add2e with the help of a few multiplexers (FIG. 8-B).
FIG. 14 shows exemplary code characterizing a usage and schedule of computational units for a 4 point transform, according to some embodiments of the present invention. FIG. 15 shows the structure of an exemplary 4 point video transform computation unit suitable for implementing the code FIG. 14 according to some embodiments of the present invention. The 4-point transform uses only the multiple of 8 samples and coefficients of the 32-point transform. Relative to the configuration illustrated in FIG. 11-B, the outputs of the r180, r181, r190, r191 registers are connected to the inputs of the r200, r201, r210, r211 registers, and the r1a0, r1a1, r1b0, r1b1 outputs to the inputs of r220, r221, r230, r231 with the help of a few multiplexers (FIG. 8-B). Although the 4-point transform could be computed in two cycles, in some embodiments three cycles are used so all transforms have the same latency. The extra cycle is added through the use of a second, redundant stage of registers r200, r201, r210, r211.
FIG. 16 is a flowchart illustrating a sequence of steps performed to perform transform calculations according to some embodiments of the present invention. In a step 600, a transform computation unit receives from a preceding video encoder/decoder processing unit (see FIGS. 2-A-B) a video data block whose transform is to be computed. In a step 602, the block size and/or partitioning is determined according to metadata associated with the block. In a step 604, one or more multiplexers are employed to configure the transform hardware according to the determined block size as described above. In a step 606, the block transform is computed as described above. In a step 608, the resulting transform data is sent to a subsequent encoder/decoder processing unit (see FIGS. 2-A-B) which uses the transform data in further processing.
The exemplary systems and methods described above allow reducing the hardware (logic) footprint required to implement a video transform unit that is both efficient and allows computing transforms for different video block sizes. A relatively compact transform design is particularly useful for HEVC systems, which employ relatively large block sizes. In some embodiments, the transform unit can compute the transform of a 32×32 block in a constant number of clock cycles, regardless of the way the 32×32 block is partitioned (if at all) in smaller blocks before input to the transform unit, a feature that facilitates pipelined operation of the encoder/decoder without stalls. Implementing operations in redundant binary format allows propagating carries only in the final transform stage, allowing relatively fast operation of the transform unit. In some embodiments, an exemplary transform unit as described above is capable of performing 12 multiplications per cycle for 1 coefficient per cycle throughput (1024 cycles for a 32×32 block assuming no stall cycles), 24 multiplications per cycle for 2 coefficient per cycle throughput (512 cycles for a 32×32 block), 48 multiplications per cycle for 4 coefficient per cycle throughput (256 cycles for a 32×32 block—preferred), 96 multiplications per cycle for 8 coefficient per cycle throughput (128 cycles for a 32×32 block), etc.
The above embodiments may be altered in many ways without departing from the scope of the invention. Accordingly, the scope of the invention should be determined by the following claims and their legal equivalents.

## Claims

1. An integrated circuit comprising:
a circuit configured to:
receive video data that includes a plurality of binary digits, wherein a particular binary digit is represented using a plurality of data bits, wherein one or more of data bits of the plurality of data bits encode redundancy information;
determine a block size associated with the video data; and
generate a plurality of multiplex selection signals;

an 8-point video transform computation unit comprising a first set of multiply-accumulate (MAC) units configured to generate an 8-point transform of 8×8 video block data;
a 16-point video transform computation unit remainder comprising a second set of MAC units connected to the first set of MAC units, wherein the first set of MAC units and the second set of MAC units are part of a 16-point video transform computation unit configured to generate a 16-point transform of 16×16 video block data;
a 32-point video transform computation unit remainder comprising a third set of MAC units connected to the second set of MAC units, wherein the first set of MAC units, the second MAC units, and the third set of MAC units are part of a 32-point video transform computation unit configured to generate a 32-point transform of 32×32 video block data;
wherein a particular MAC unit of the first set, second set, or third set of MAC units includes a Wallace tree circuit configured to perform a multiply-add operation using a single cycle; and
a plurality of multiplex circuits configured to selectively couple one or more of the first set of MAC units, the second set of MAC units, and the third set of MAC units using the plurality of multiplex selection signals.

2. The integrated circuit of claim 1, wherein the 32-point video transform computation unit forms part of a hardware video encoder.

3. The integrated circuit of claim 1, wherein the 32-point video transform computation unit forms part of a hardware video decoder.

4. The integrated circuit of claim 1, wherein at least one MAC unit selected from the first set of MAC units, the second set of MAC units, and the third set of MAC units is a fused quad MAC unit.

5. The integrated circuit of claim 4, wherein the first set of MAC units, the second set of MAC units, and the third set of MAC units are fused quad MAC units.

6. The integrated circuit of claim 1, wherein the integrated circuit is configured to generate a transform of video data of a 32×32 video data block in a number of cycles that is independent of the partitioning of the 32×32 video data block in smaller block sizes, each size processed by a different video transform computation unit of the integrated circuit.

7. The integrated circuit of claim 1, comprising a vertical instantiation of the 32-point video transform computation unit remainder configured to process vertical video data, and a horizontal instantiation of the 32-point video transform computation unit remainder configured to process horizontal video data.

8. An integrated circuit comprising:
a circuit configured to:
receive video data that includes a plurality of binary digits, wherein a particular binary digit is represented using a plurality of data bits, wherein one or more data bits of the plurality of data bits encodes redundancy information;
determine a block size associated with the video data; and
generate a plurality of multiplex selection signals;

a plurality of multiply-accumulate (MAC) units; and
a plurality of adders connected to the MAC units;
wherein the plurality of MAC units and plurality of adders are connected to form a 32-point video transform computation unit configured to configured to generate a 32-point transform of 32×32 video block data;
wherein the 32-point video transform computation unit comprises a 16-point video transform computation subsection configured to alternatively generate part of the 32-point transform and generate a 16-point transform of 16×16 video block data;
wherein the 16-point video transform computation subsection comprises an 8-point video transform computation subsection configured to alternatively generate part of the 32-point transform of 32×32 video block data, part of a 16-point transform of 16×16 video block data, and an 8-point transform of 8×8 video block data;
wherein a particular MAC unit of the first set, second set, or third set of MAC units includes a Wallace tree circuit configured to perform a multiply-add operation using a single cycle; and
a multiplex circuit configured to control at least one interconnection between MAC units of different video transform computation units according to a size of an input video data block using the plurality of multiplex selection signals.

9. The integrated circuit of claim 8, wherein the 32-point video transform computation unit forms part of a hardware video encoder.

10. The integrated circuit of claim 8, wherein the 32-point video transform computation unit forms part of a hardware video decoder.

11. The integrated circuit of claim 8, wherein at least one of the plurality of MAC units is a fused quad MC unit.

12. The integrated circuit of claim 11, wherein the plurality of MAC units are fused quad MAC units.

13. The integrated circuit of claim 8, wherein the integrated circuit is configured to generate a transform of video data of a 32×32 video data block in a number of cycles that is independent of the partitioning of the 32×32 video data block in smaller block sizes, each size processed by a different video transform computation unit of the integrated circuit.

14. The integrated circuit of claim 8, comprising a vertical instantiation of the 32-point video transform computation unit remainder configured to process vertical video data, and a horizontal instantiation of the 32-point video transform computation unit remainder configured to process horizontal video data.