# Patent

## Title
Data modulating method and apparatus, data demodulating method and apparatus, and code arranging method

## Abstract

In a data demodulating method and apparatus, and a code arranging method, a multiplexer multiplexes an input data stream divided by a predetermined length into a plurality of types of pseudo-random data streams using multiplexed information of predetermined bits by applying a predetermined multiplexing method to each of the pseudo-random data streams. An encoder RLL-modulates the plurality of types of pseudo-random data streams to create a modulated code stream including a minimum of DC components. The multiplexer generates the random data streams by inconsecutively scrambling the input data stream using the multiplexed information. The encoder weak DC-free RLL-modulates each of the multiplexed data streams without using a DC control sub code conversion table to which additional bits are added and provides a code stream including a minimum of DC components among multiplexed, RLL-modulated code streams.

## Background
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a continuation of U.S. patent application Ser. No. 11/206,796 filed Aug. 19, 2005 now U.S. Pat. No. 7,142,133 which is a divisional of U.S. patent application Ser. No. 10/667,670, filed Sep. 23, 2003, now U.S. Pat. No. 7,034,719, which claims the priority of Korean Patent Application Nos. 2002-58809 and 2002-63534, filed on Sep. 27, 2002 and Oct. 17, 2002, respectively, now pending in the Korean Intellectual Property Office, the disclosures of which are incorporated herein in their entireties by reference.


BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of data modulation and demodulation, and more particularly, to a data modulating method and apparatus, a data demodulating method and apparatus, and a code arranging method which provide modulation codes having a reduced error propagation probability, a high code efficiency, and a DC suppression capability.
2. Description of the Related Art
A multimode coding method provides a DC suppression capability to a modulation code having no DC suppression capability. In the multimode coding method, additional a-bit information is inserted into an input data stream, 2a random data streams are generated depending on the additional a-bit information, and one of the modulated data streams containing the minimum DC component is selected even when modulation having no DC suppression capability is performed in the 2a random data streams, so that the modulated data streams have a DC suppression capability.
U.S. Pat. No. 6,225,921 discloses “Device for Encoding/Decoding n-bit Source Words into Corresponding m-bit Channel Words, and vice versa” in which a code (d=1, k=7, m=2, and n=3) has a redundancy of about 2%, its code rate R is R=49/75=0.6533, and its code efficiency R/C (d, k) is R/C(d, k)=0.6533/0.6793=96.2%. For convenience, a modulation code used in U.S. Pat. No. 6,225,921 is called A-Code.
U.S. Pat. No. 6,281,815 discloses “Method of Allocating RLL code Having Enhanced DC Suppression Capability, Modulation Method, Demodulation Method, and Demodulation Apparatus therefor” in which when a code (d=1, k=8, m=8, and n=12) has a redundancy of about 2%, its code rate R is R=32/49=0.6531, and its code efficiency R/C (d, k) is R/C(d, k)=0.6531/0.6853=95.3%. For convenience, a modulation code used in U.S. Pat. No. 6,281,815 is referred to as B-Code. Here, “C” denotes capacity depending on “d” and “k”.
In a guided scrambling method described in “Codes for Mass Data Storage Systems” by Kees A. Schouhamer Immink, Shannon Foundation Publishers, chapter 13, 1999, when redundant 4 bits are inserted into every 25 bytes of data and the data is RLL (1, 7)-modulated, a code rate R is R=200/306=0.6536, and a code efficiency R/C (d, k) is R/C(d, k)=0.6536/0.6793=96.2%. A modulation code used in the above document is referred to as a C-Code.
The code rates in the above-mentioned conventional modulation methods are similar, i.e., within a range of 95.3%-96.2%, and the power spectrum density (PSD) curves representing DC suppression capabilities of the A-Code, B-Code, and C-Code are shown in FIG. 1.
However, in the multimode coding method disclosed in the above document, the frequency of usage of additional information necessary for making a data stream into random data should be increased to have a sufficient DC suppression capability. Also, even though a modulation technology having higher code efficiency is developed, a DC suppression capability may be insufficient. For example, when the B-code disclosed in U.S. Pat. No. 6,281,815 does not contain redundant bits, it can suppress a DC offset, but cannot have a sufficient DC suppression capability in a case of having no additional bits. Hereinafter, a code, which is capable of suppressing a DC offset without redundant bits, but has a weak suppression performance in the absence of additional bits, is referred to as a weak DC-free modulation code.
FIG. 2 illustrates a conventional multiplexing method of converting an input data stream into random data. The conventional multiplexing method by which an input data stream is converted into 2a random data streams by continuously scrambling the input data stream using additional a-bit information is disclosed in Korean Pat. No. 1999-703183, entitled “Digital Modulation Circuit, Digital Modulation Method, Digital Demodulation Circuit, and Digital Demodulation Method”, filed by SANYO DENKI CO., LTD.
In FIG. 2, an input data stream yi composed of data xi,0 through xi,u−1 (referred to as code modulation units) of predetermined bits is converted into a pseudo-random data stream f(yi/st) by performing exclusive OR operations on multiplexed information st and the code modulation units xi,0 through xi,u−1 using exclusive OR devices.
In other words, the first code modulation unit xi,0 is converted into data yti,0 by performing an exclusive OR operation on the first code modulation unit xi,0 and the initial data (multiplexed information) st using an exclusive OR device. A next code modulation unit xi,1 is converted into data yti,1 by performing an exclusive OR operation on the converted data yti,0 and the code modulation unit xi,1. Thereafter, an exclusive OR operation is repeated on converted data of a preceding code modulation unit and a code modulation unit to be converted up to the final code modulation unit xi,u−1 of the data input stream yi to create converted data of each code modulation unit.
FIG. 3 illustrates a stream y′i that is demodulated through an inversion of an RLL stream f′(yi/st) when an input data stream is converted into pseudo-random data according to the multiplexing method presented in FIG. 2, Run Length Limited (RLL)-modulated, and recorded on and reproduced from a storage medium.
During the inversion of data, the demodulated stream y′i is generated by performing an exclusive OR operation, in a repeated fashion, on each demodulation code unit to be inverted except a first demodulation code unit (multiplexed information st) of a non-inverted RLL stream f′(yi/st) and a demodulation code unit (initial data or a non-inverted demodulation code unit) immediately before the demodulation code unit to be inverted.
In other words, the first demodulation code unit yti,0 is inverted into data xi,0 by performing an exclusive OR operation on the first demodulation code unit yti,0 and the initial data (multiplexed information) st. Next, a demodulation code unit yti,1 is inverted into data xi,1 by performing an exclusive OR operation on the first non-inverted demodulation code unit yti,0 and the demodulation code unit yti,1. Thereafter, an exclusive OR operation is repeated on a demodulation code unit to be inverted and a demodulation code unit immediately before the demodulation code unit to be inverted up to the final demodulation code unit of the RLL stream f′(yi/st) to generate inverted data of each demodulation code unit.
As described above, during the inversion of data, one non-inverted demodulation code unit is used in the inversion of a demodulation code unit. Thus, when an error occurs in the demodulation code unit to be inverted, the error also affects a subsequent demodulation code unit. For example, when a non-inverted demodulation code unit yt*i,u−3 has an error, the error affects inverted data x*i,u−3 and subsequent data x*i,u−2.
Accordingly, in the prior art, when the RLL stream f′(yi/st) has an error, the error propagates to unscrambled data x*i,u−3 and subsequent data x*i,u−2. The error propagation is a general feature of the multimode coding method using scrambling.
SUMMARY OF THE INVENTION
The present invention provides a data modulating method and apparatus that provides a highly efficient modulation code having a higher DC suppression capability by maintaining a DC suppression performance as described in the above-mentioned three references and applying a multimode coding method to a weak DC-free modulation code.
The present invention also provides a data modulating method and apparatus and a data demodulating method and apparatus to reduce an error propagation possibility.
The present invention also provides a data modulating method and apparatus and a data demodulating method and apparatus adopting a multiplexing method of generating pseudo-random data streams by maintaining a DC suppression performance and discontinuously scrambling input data.
The present invention also provides a method of arranging a weak DC-free modulation code by generating code words satisfying a (d, k) constraint, and then arranging the code words so that the original characteristic of a code stream is maintained even when the code words are arranged according to boundary rules during arrangement of the code stream.
According to an aspect of the present invention, a data modulating method modulates m-bit source data into n-bit (n≧m) code words where a minimum run length limit is confined to “d” and a maximum run length limit is confined to “k”. An input data stream is divided by a predetermined length, and the input data stream is multiplexed using multiplexed information according to a predetermined multiplexing method to provide a multiplexed data stream. The multiplexed data stream is weak DC-free run length limited (RLL)-modulated without a separate DC control code conversion table including additional bits, and then a code stream having a minimum of DC components among multiplexed, RLL-modulated code streams is provided.
According to another aspect of the present invention, a data modulating method modulates m-bit source data into n-bit (n≧m) code words where a minimum run length limit is confined to “d” and a maximum run length limit is confined to “k”. An input data stream divided by a predetermined length is multiplexed into a plurality of types of pseudo-random data streams using multiplexed information of predetermined bits by applying a predetermined multiplexing method to each of the pseudo-random data streams. The plurality of types of pseudo-random data streams is RLL-modulated to create a modulated code stream in which an optimal DC suppression is performed.
According to still another aspect of the present invention, a data modulating method modulates m-bit source data into n-bit (n≧m) code words where a minimum run length limit is confined to “d” and a maximum run length limit is confined to “k”. An input data stream divided by a predetermined length is multiplexed into a plurality of types of pseudo-random data streams using multiplexed information of predetermined bits by applying a predetermined multiplexing method to each of the pseudo-random data streams. The multiplexed data streams are weak DC-free RLL-modulated without using a DC control code conversion table including additional bits, and a code stream including a minimum of DC components among multiplexed, RLL-modulated code streams is provided.
According to yet another aspect of the present invention, a data demodulating method demodulates each n bit of input digital data into m-bit (n≧m) of a demodulation code unit to generate a non-inverted data stream having a predetermined length. The non-inverted data stream is inconsecutively descrambled using multiplexed information to generate an inverted data stream.
According to yet another aspect of the present invention, a method of arranging m-bit source data into n-bit (n≧m) code words confines a minimum run length limit “d” to 1 and a maximum run length limit “k” to 7. When a code word a is connected to a code word b, the code word a is a preceding code word, the code word b is selected from code words b1 and b2, a code stream in which the code word a is connected to the code word b1 is X1, and a code stream in which the code word a is connected to the code word b2 is X2, the code words b1 and b2 are arranged to have opposite parameters INV predicting a transition of a next code word depending on whether a number of bits of value “1” in a code word is odd or even. When the code word a is connected to the code word b1 or b2, although the code word a, b1, or b2 is modulated into another type of code word according to a boundary rule, the code streams X1 and X2 are arranged to have opposite parameters INV.
According to yet another aspect of the present invention, an apparatus modulates m-bit source data into n-bit (n≧m) code words to improve a DC suppression capability by confining a minimum run length limit to “d” and a maximum run length limit to “k”. The apparatus includes a multiplexer that multiplexes input data divided by a predetermined length using multiplexed information to provide a multiplexed data stream, an encoder that weak DC-free RLL-modulates the multiplexed data stream without using a DC control sub code conversion table to which additional bits are added, and a selector that selects a code stream comprising a minimum of DC components among multiplexed, RLL-modulated code streams.
According to yet another aspect of the present invention, a data modulating apparatus modulates m-bit source data into n-bit (n≧m) code words where a minimum run length limit is confined to “d” and a maximum run length limit is confined to “k”. The data modulating apparatus includes a multiplexer that multiplexes an input data stream divided by a predetermined length into a plurality of types of pseudo-random data streams using multiplexed information of predetermined bits by applying a predetermined multiplexing method to each of the pseudo-random data streams, and an encoder that RLL-modulates the plurality of types of pseudo-random data streams to create a modulated code stream in which the best DC suppression is performed.
According to yet another aspect of the present invention, a data modulating apparatus modulates m-bit source data into n-bit (n≧m) code words where a minimum run length limit is confined to “d” and a maximum run length limit is confined to “k”. The data modulating apparatus includes a multiplexer that multiplexes an input data stream divided by a predetermined length into a plurality of types of pseudo-random data streams using multiplexed information of predetermined bits by applying a predetermined multiplexing method to each of the pseudo-random data streams, an encoder that weak DC-free RLL-modulates the multiplexed data stream without using DC control sub code conversion table to which additional bits are added, and a selector that selects a code stream comprising a minimum of DC components among multiplexed, RLL-modulated code streams.
According to yet another aspect of the present invention, a data demodulating apparatus includes a decoder that demodulates each n bit of input digital data into m-bit (n≧m) of a demodulation code unit to generate a non-inverted data stream having a predetermined length, and a demultiplexer that inconsecutively descrambles the non-inverted data stream using multiplexed information to generate an inverted data stream.
The operations of the method of the present invention may be implemented by computer-executable instructions of a computer-readable medium.
Additional aspects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.



BRIEF DESCRIPTION OF THE DRAWINGS
These and/or other aspects and advantages of the invention will become apparent and more readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
FIG. 1 illustrates power spectrum density (PSD) curves of conventional codes;
FIG. 2 illustrates a conventional multiplexing method;
FIG. 3 illustrates an error propagation characteristic when data converted using the conventional multiplexing method presented in FIG. 2 is reproduced;
FIG. 4 is a block diagram of a data modulating apparatus according to an embodiment of the present invention;
FIG. 5 illustrates a multiplexing method using pseudo-scrambling applied to a multiplexer of FIG. 4;
FIG. 6 illustrates an error propagation characteristic when data converted using the multiplexing method presented in FIG. 5 is reproduced;
FIG. 7 illustrates PSD curves showing DC suppression capabilities in a data modulating method according to an aspect of an embodiment of the present invention;
FIG. 8 shows code word characteristics of main code groups;
FIG. 9 shows code word characteristics of auxiliary code groups for DC control;
FIG. 10 shows a next code group ncg determined depending on a number of end zeros EZ;
FIG. 11 illustrates a run length limited (RLL) condition when a code word a is connected to a code word b;
FIG. 12 shows changes in a parameter INV before and after code conversion when the RLL condition of FIG. 11 is not satisfied;
FIG. 13 illustrates an example of the divergence of a code stream due to code words b1 and b2 for DC control;
FIG. 14 shows multiplexed information converted into multiplexed IDs in a sync signal and multiplexed ID inserter shown in FIG. 4;
FIGS. 15A through 15E show a main code conversion table created and arranged in consideration of the above-described conditions;
FIG. 16 shows a sub code conversion table for DC control created and arranged in consideration of the above-described conditions;
FIG. 17 illustrates a PSD curve of a RLL (1, 7) code according to an aspect of an embodiment of the present invention;
FIG. 18 shows recording density and recording efficiency of the RLL (1, 7) code according to an embodiment of the present invention and recording densities and recording efficiencies of A-Code, B-Code, and C-Code;
FIG. 19 illustrates a PSD curve of an RLL (2, 10) code according to an aspect of an embodiment of the present invention; and
FIG. 20 shows recording density and recording efficiency of the RLL (2, 10) code and recording density and recording efficiency of an existing eight-to-fourteen modulation plus (EFMP) code.



DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Reference will now be made in detail to the present embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. The embodiments are described below in order to explain the present invention by referring to the figures.
FIG. 4 is a block diagram of a data modulating apparatus according to an embodiment of the present invention. Referring to FIG. 4, an input data stream may be expressed as in Equation 1 and divided by a vXu slicer 10 as in Equation 2. In other words, the input data stream is divided into vXu(=k) data streams, i.e., v data streams each having a u byte length.




  
    
      
        x
        =
        
          (
          
            
              x
              0
            
            ,
            
              x
              1
            
            ,
            ...
            ⁢
            
              
            
            ,
            
              x
              
                k
                -
                1
              
            
            ,
            ...
            ⁢
            
              
            
            ,
            
              x
              
                l
                -
                1
              
            
          
          )
        
      
    
    
      
        (
        1
        )
      
    
  
  
    
      
        
          B
          x
        
        =
        
          
            [
            
              
                
                  
                    
                      x
                      
                        0
                        ,
                        0
                      
                    
                    ,
                    
                      x
                      
                        0
                        ,
                        1
                      
                    
                    ,
                    ...
                    ⁢
                    
                      
                    
                    ,
                    
                      x
                      
                        0
                        ,
                        
                          u
                          -
                          1
                        
                      
                    
                  
                
              
              
                
                  
                    
                      x
                      
                        1
                        ,
                        0
                      
                    
                    ,
                    
                      x
                      
                        1
                        ,
                        1
                      
                    
                    ,
                    ...
                    ⁢
                    
                      
                    
                    ,
                    
                      x
                      
                        1
                        ,
                        
                          u
                          -
                          1
                        
                      
                    
                  
                
              
              
                
                  ⋯
                
              
              
                
                  
                    
                      x
                      
                        i
                        ,
                        0
                      
                    
                    ,
                    
                      x
                      
                        i
                        ,
                        1
                      
                    
                    ,
                    ...
                    ⁢
                    
                      
                    
                    ,
                    
                      x
                      
                        i
                        ,
                        j
                      
                    
                    ,
                    ...
                    ⁢
                    
                      
                    
                    ,
                    
                      x
                      
                        i
                        ,
                        
                          u
                          -
                          1
                        
                      
                    
                  
                
              
              
                
                  
                    
                      x
                      
                        
                          v
                          -
                          1
                        
                        ,
                        0
                      
                    
                    ,
                    
                      x
                      
                        
                          v
                          -
                          1
                        
                        ,
                        1
                      
                    
                    ,
                    ...
                    ⁢
                    
                      
                    
                    ,
                    
                      x
                      
                        
                          v
                          -
                          1
                        
                        ,
                        
                          u
                          -
                          1
                        
                      
                    
                  
                
              
            
            ]
          
          =
          
            [
            
              
                
                  
                    
                      y
                      0
                    
                    _
                  
                
              
              
                
                  
                    
                      y
                      1
                    
                    _
                  
                
              
              
                
                  ⋯
                
              
              
                
                  
                    
                      y
                      i
                    
                    _
                  
                
              
              
                
                  ⋯
                
              
              
                
                  
                    
                      y
                      
                        v
                        -
                        1
                      
                    
                    _
                  
                
              
            
            ]
          
        
      
    
    
      
        (
        2
        )
      
    
  




wherein xi,j=xixu+j.

A multiplexer 20 using pseudo-scrambling multiplexes each vXu data stream divided by the vXu slicer 10 into L=2a data streams by adding a-bit information to each vXu data stream, and then converts the L=2a data streams into pseudo-random data depending on added multiplexed information s. A data stream yi having a u byte length is multiplexed into 2a u-byte data containing different contents as in Equations 3 and 4.




  
    
      
        
          
            C
            y
          
          _
        
        =
        
          (
          
            
              
                C
                0
              
              _
            
            ,
            
              
                C
                1
              
              _
            
            ,
            ...
            ⁢
            
              
            
            ,
            
              
                C
                i
              
              _
            
            ,
            ...
            ⁢
            
              
            
            ,
            
              
                C
                
                  v
                  -
                  1
                
              
              _
            
          
          )
        
      
    
    
      
        (
        3
        )
      
    
  
  
    
      
        
          C
          i
        
        =
        
           
          
            
              [
              
                
                  
                    
                      
                        s
                        0
                      
                      ,
                      
                        y
                        
                          i
                          ,
                          0
                        
                        0
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          1
                        
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          
                            q
                            -
                            1
                          
                        
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          
                            q
                            +
                            1
                          
                        
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        y
                        
                          i
                          ,
                          
                            
                              p
                              *
                            
                            ⁢
                            q
                          
                        
                        0
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          
                            u
                            -
                            1
                          
                        
                      
                    
                  
                
                
                  
                    
                      
                        s
                        1
                      
                      ,
                      
                        y
                        
                          i
                          ,
                          0
                        
                        1
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          1
                        
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          
                            q
                            -
                            1
                          
                        
                      
                      ,
                      
                        y
                        
                          i
                          ,
                          q
                        
                        1
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          
                            q
                            +
                            1
                          
                        
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        y
                        
                          i
                          ,
                          
                            
                              p
                              *
                            
                            ⁢
                            q
                          
                        
                        1
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          
                            u
                            -
                            1
                          
                        
                      
                    
                  
                
                
                  
                    
                      
                        s
                        
                          L
                          -
                          1
                        
                      
                      ,
                      
                        y
                        
                          i
                          ,
                          0
                        
                        
                          L
                          -
                          1
                        
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          1
                        
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          
                            q
                            -
                            1
                          
                        
                      
                      ,
                      
                        y
                        
                          i
                          ,
                          q
                        
                        
                          L
                          -
                          1
                        
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          
                            q
                            +
                            1
                          
                        
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        y
                        
                          i
                          ,
                          
                            
                              p
                              *
                            
                            ⁢
                            q
                          
                        
                        
                          L
                          -
                          1
                        
                      
                      ,
                      ...
                      ⁢
                      
                        
                      
                      ,
                      
                        x
                        
                          i
                          ,
                          
                            u
                            -
                            1
                          
                        
                      
                    
                  
                
              
              ]
            
            =
            
               
              
                [
                
                  
                    
                      
                        f
                        ⁡
                        
                          (
                          
                            
                              
                                y
                                i
                              
                              _
                            
                            /
                            
                              s
                              0
                            
                          
                          )
                        
                      
                    
                  
                  
                    
                      
                        f
                        ⁡
                        
                          (
                          
                            
                              
                                y
                                i
                              
                              _
                            
                            /
                            
                              s
                              1
                            
                          
                          )
                        
                      
                    
                  
                  
                    
                      
                        f
                        ⁡
                        
                          (
                          
                            
                              
                                y
                                i
                              
                              _
                            
                            /
                            
                              s
                              
                                L
                                -
                                1
                              
                            
                          
                          )
                        
                      
                    
                  
                
                ]
              
            
          
        
      
    
    
      
        (
        4
        )
      
    
  




wherein u−1 is a multiple of q, p=0,1, . . . , r, r is a share of (u−1)/q, and q is referred to as a scramble interval exponent. A function f(yi/s) refers to the result of the conversion of the input data stream yi into pseudo-random data using the multiplexed information s.

A sync signal and multiplexed ID inserter 30 may have a plurality of channels (here, L=2a) depending on a number of bits of the added multiplexed information s. The sync signal and multiplexed ID inserter 30 inserts a sync pattern into the 2a multiplexed pseudo-random data streams, i.e., the multiplexed pseudo-random data stream to which the multiplexed information s is added, and then converts the multiplexed information s into multiplexed IDs.
A weak DC-free RLL encoder 40 may have a plurality of channels (here, L=2a) depending on the added multiplexed information, and RLL-modulates a weak DC-free modulation code. Here, according to RLL modulation, m-bit source data is converted into an n-bit code word (n≧m) which is limited to a minimum run length “d” constraint and a maximum run length “k” constraint.
The weak DC-free RLL encoder 40 encodes a code which is capable of suppressing a DC offset when redundancy does not exist in the absence of an additional DC suppression code conversion table containing additional bits but has a weak DC suppression capability into a code word that satisfies a predetermined RLL condition. That is, an RLL (1, 7, 8, 12) code wherein a minimum run length d=1 and a maximum run length k=7, groups the code word into code words according to the above RLL condition, and RLL-modulates the code words using a main code conversion table in which code words are arranged so that a code word stream of a source word has a DC control capability and a sub code conversion table for DC control that satisfies the predetermined RLL condition and is made by taking unnecessary code words out of the main code conversion table.
The sync signal and multiplexed ID inserter 30 may convert the multiplexed information into the multiplexed IDs by confining the minimum run length “d” to 2 and the maximum run length “k” to 7 to increase the size of a minimum mark or pit, thereby reducing interferential noise of a signal. As another aspect, the weak DC-free RLL encoder 40 may encode a code, e.g., a RLL (2, 10, 8, 15) code, where the minimum run length “d” is 2 and the maximum run length “k” is 10.
A comparator and selector 50 selects an RLL modulated stream having a smallest number of DC components among the 2a RLL modulated streams.
FIG. 5 illustrates a multiplexing method using pseudo-scrambling applied to the multiplexer 20 shown in FIG. 4. The present invention refers to a method of inconsecutively scrambling input data as the multiplexing method using pseudo scrambling.
In the multiplexing method using pseudocrambling, as shown in FIG. 2, if an error occurs in a data position, the error causes an error in the next data. Accordingly, if data is inconsecutively scrambled without affecting DC components of a code stream, the probability of error propagation to the next data may be reduced.
In FIG. 5, an input data stream yi of u byte length, which includes xi,0 through xi,u−1, each of which has predetermined data bits, is converted into pseudo-random data f(yi/si) by performing an exclusive OR operation on multiplexed information st and inconsecutive qth ones of xi,0 through xi,u−1 using inconsecutive qth exclusive OR devices.
When a number a of bits of the multiplexed information st is less than or equal to a number m of bits of input data, all of the bits of the multiplexed information st are used to multiplex the input data stream yi having the u byte length. However, if a<m, the conversion of a bits of least significant bits (LSBs) of the input data, a bits of most significant bits (MSBs) of the input data, or a bits of m bits of the input data into pseudo-random data displays has almost the same efficiency as the conversion of all of m bits into pseudo-random data.
In other words, a first code modulation unit (first data to be modulated) xi,0 is modulated into data yti,0 by performing an exclusive OR operation on the first code modulation unit xi,0 and the initial data (multiplexed information) st. Exclusive OR operations are not performed on code modulation units xi,1 through xi,q−1 and thus the code modulation units xi,1 through xi,q−1 are output unchanged. Thereafter, an exclusive OR operation is performed on the modulated data yti,0 and a code modulation unit xi,q of inconsecutive qth modulation units to create next modulated data yti,q. An exclusive OR operation is repeated to a final one of the inconsecutive qth modulation units of the input data stream yi.
FIG. 6 illustrates an error propagation characteristic when reproducing pseudo-random data modulated according to the multiplexing method using pseudo scrambling presented in FIG. 5. During inversion of data, a data stream f′(yi/st) is an RLL stream that is demodulated by a decoder (not shown) that demodulates the data stream in accordance with the RLL modulating method used during modulation. Also, the structure shown in FIG. 6 may be called a demultiplexer which inconsecutively descrambles non-inverted data using multiplexed information to provide an inverted data stream.
In FIG. 6, an exclusive OR operation is performed on initial data (multiplexed data st) and a first demodulation code unit yti,0 and then on each of inconsecutive qth demodulation code units to be inverted and each demodulation code unit prior to each qth demodulation code unit to create restored data.
In other words, an exclusive OR operation is performed on the first demodulation code unit yti,0 and the initial data (multiplexed data st) to create inverted data xi,0. Exclusive OR operations are not performed on demodulation code units xi,1 through xi,q−1, and the demodulation code units xi,1 through xi,q−1 are output unchanged. Thereafter, an exclusive OR operation is performed on the first demodulation code unit yti,0 (which is not inverted) and a first qth demodulation code unit yti,q of the inconsecutive qth demodulation code units to create inverted data xi,q. Next, an exclusive OR operation is repeated to a final one of the inconsecutive qth demodulation code units of the non-inverted data stream f′(yi/st).
Accordingly, pseudo-random data is RLL-modulated, stored on a storage medium such as an optical disc, and reproduced as an RLL stream f′(yi/st) from the storage medium. If an error then appears only in data x*i,q+1 of the RLL stream f′(yi/st) that is not converted into another type of data by an exclusive OR operation, the error does not propagate into another data. Error propagation occurs only when an error is generated in a reproduced RLL stream corresponding to input data that is modulated into another type of data through an exclusive OR operation.
When data is converted into pseudo-random data according to the multiplexing method using pseudocrambling presented in FIG. 5, an error propagation probability is reduced to 1/q (q is a cycle of an exclusive OR operation), compared to the multiplexing method presented in FIG. 2. Here, a value of q should be determined to accept a DC capability after RLL modulation. The error propagation probability as well as the DC suppression capability may decrease with an increase in the value of q. In contrast, the error propagation probability as well as the DC suppression capability may increase with a reduction in the value of q.
FIG. 7 depicts PSD curves showing changes in the DC suppression capability depending on the exclusive OR operation cycle q. A DC suppression capability of a modulated code stream depending on the exclusive OR operation cycle q is shown, wherein a number a of bits of multiplexed information st is 2, a multiplex length u is 50 bits, and a number m of bits of input data to be modulated is 8. An exclusive OR operation is performed on 2 bits of the multiplexed information st and 2 bits of LSBs of 8-bit input data. The PSD curves show the DC suppression capability varying depending on the results of the exclusive OR operation when the exclusive OR operation cycle q is 1 byte, 5 bytes, 10 bytes, 15 bytes, and 20 bytes. As may be seen in FIG. 7, although the exclusive OR operation is performed every 5 byte, the DC suppression capability hardly varies, while an error propagation rate may be reduced to 1⁄5.
A weak DC-free RLL modulation code according to an embodiment of the present invention will now be explained.
An RLL (d, k, m, n) code is appraised according to recording density and DC suppression capability. Here, m denotes a number of data bits (also referred to as a number of bits of source data or a number of bits of an information word), n denotes a number of bits of a modulated code word (also called a number of channel bits), d denotes the minimum number (the minimum run length limit) of successive zeros which may exist between the “1” bits in a code word, and k denotes the maximum number (the maximum run length limit) of successive zeros which may exist between the “1” bits in a code word. A bit gap in a code word is indicated by T corresponding to a cycle of clock signal used in recording or reproduction.
In a modulating method, recording density may be improved by reducing the number n, but by not varying the minimum run length limit d and the number m. However, the RLL code should satisfy the minimum run length limit d and the maximum run length limit k in the code word. Thus, a number of code words satisfying the RLL (d, k) condition is 2m (m is a number of data bits) or more. However, in order to actually use the RLL code, a portion connecting a code word to a code word should also satisfy the RLL (d, k) condition and a code to be used should have a DC suppression capability when DC components of the code affect the performance of an optical recording and/or reproducing apparatus.
In an embodiment of the present invention, two types of code tables, i.e., a main code conversion table and a sub code conversion table for DC control, are generated for code words of a source code to be modulated.
A method of creating code words in the main code conversion table and the sub code conversion table will be described below, taking an RLL (1, 7) code, where the minimum run length limit is 1 and the maximum run length limit is 7, as an example.
FIG. 8 illustrates a plurality of code word groups of the main conversion and the code word characteristics of the code word groups.
When the minimum run length limit is d, the maximum run length limit is k, a number of bits of source data is m, a number of bits of a modulated code word is n, a number of successive zeros from LSBs of the modulated code word to MSBs are end zeros (EZ), and a number of successive zeros from MSBs to LSBs are lead zeros (LZ), code words in which d=1, k=7, m=8, n=12, and 0≦EZ≦5 are classified below according to LZ conditions.

    
    
        (1) The number of code words satisfying 1≦LZ≦7 is 210.
        (2) The number of code words satisfying 0≦LZ≦4 is 316.
        (3) The number of code words satisfying 0≦LZ≦2 is 264.
    
    


In order to modulate 8-bit source data, the number of code words should be at least 256 or more. However, in the group (1), the number of code words is less than 256, and thus a portion of code words satisfying a different LZ condition are taken to supplement a shortage of code words. In other words, 51 “1010xxxxxxxx” code words are subtracted from code words satisfying LZ=0 in the group (2) and then added to the code words in the group (1). Then, the number of code words in the group (1) becomes 261, the number of code words in the group (2) becomes 265, and the number of code words in the group (3) is 264. As a result, each of the groups (1), (2), and (3) contains 256 or more code words, and thus may satisfy the minimum number “256” of code words of 8-bit source data to be modulated. 256 code words are taken out of each of the groups (1), (2), and (3) to make three main code groups MCG1, MCG2, and MCG3. In FIG. 8, the main code group MCG1 corresponds to the group (1) containing the code words satisfying 1≦LZ≦7 and 51 code words taken out of the group (2), and the main code groups MCG2 and MCG3 correspond to the groups (2) and (3), respectively. Only 256 code words of each of the main code groups MCG1, MCG2, and MCG3 are used as code words of source data to be modulated.
FIG. 9 illustrates a plurality of code word groups of a sub code conversion table for DC control and the code word characteristics of the code word groups.
Code words in the sub code conversion table are code words (wherein d=1, k=7, m=8, and n=12) satisfying 6≦EZ≦7, redundant code words of the main code groups MCG1, MCG2, and MCG3, and code words satisfying 5≦LZ≦6 or LZ=3, and then used as auxiliary code groups. Conditions of creating the code words of the sub code conversion table will be described below in detail and the auxiliary code groups are indicated by ACG1, ACG2, and ACG3.
The auxiliary code group ACG1 contains 15 code words which are made from: 8 code words satisfying 6≦EZ≦7 and LZ≠0+5 redundant code words of the main code group MCG1+2 “1010xxxxxxxx” code words satisfying 6≦EZ≦7 and LZ=0.
The auxiliary code group ACG2 contains 40 code words which are made from: 12 code words satisfying 6≦EZ≦7 and 0≦LZ≦6+21 code words satisfying 0≦EZ≦5 and 5≦LZ≦6+9 redundant code words of the main code group MCG2—2“1010xxxxxxxx” code words satisfying 6≦EZ≦7 and LZ=0.
The auxiliary code group ACG3 contains 51 code words which are made from: 10 code words satisfying 6≦EZ≦7 and 0≦LZ≦3+33 code words satisfying 0≦EZ≦5 and LZ=3+8 redundant code words of the main code group MCG3.
FIG. 10 shows a parameter ncg indicating a next code group M=ncgdet determined depending on a number EZ_a of end zeros of preceding code words a in the main code conversion table described with reference to FIG. 8 and the sub code conversion table for DC control described with reference to FIG. 9, i.e., a next code group of the previous code words a. A code group to which a code word b belongs is determined depending on the number EZ_a. In other words, if the number EZ_a is “0”, the code group of the code word b is “1” (=MCG1), if 1≦EZ_a≦3,2 (=MCG2), and if 4≦EZ_a≦7,3 (=MCG3).
A portion connecting the code words a to the code word b has to satisfy the RLL (d, k) condition.
FIG. 11 illustrates the RLL (d, k) condition when a code word a is connected to a code word b. A value obtained by adding a number of EZ_a of end zeros of the code word a to a number of LZ_b of lead zeros of the code word b should be greater than or equal to the minimum run length d and less than or equal to the maximum run length k in order to meet the RLL (d, k) condition.
FIG. 12 illustrates changes in a parameter INV before and after code modulation when the code words a and b do not comply with the RLL (d, k) condition described with reference to FIG. 11. The parameter INV indicates the transition of a next code word, where if a number of bits of value “1” in a code word is even, the parameter INV is “0”, while if a number of bits of value “1” in the code word is odd, the parameter INV is “1”. In addition, a digital sum value (DSV) parameter refers to a DSV in a code word stream and a low absolute DSV indicates that the code word stream contains a small number of DC or low frequency components. A code word sum value (CSV) parameter represents a DC value in a code word and is used to measure DC or low frequency components during modulation of codes, and a low CSV indicates that the code word contains a small number of DC or low frequency components. If an INV value cumulated to a current code word in the code word stream is “0”, a CSV value of a next code word is added to a DSV value accumulated to a code word prior to the next code word to update the DSV value. If the accumulated INV value is “1”, the sign of the CSV of the next code word is inverted and then added to the accumulated DSV value to update the DSV value.
Referring to FIG. 12, a code group to which a code word b belongs is determined depending on a number EZ_a of end zeros of a preceding code word a. In a case where a code group that takes code words out of another code conversion table due to lack of code words in the main code conversion table and the sub code conversion table for DC control is designated as the code group of the code word b, the code group of the code word b may not satisfy the RLL (d, k) condition. In FIG. 12, the code group of the code word b violates d≦EZ_a+LZ_b≦k, where the number EZ_a of end zeros of the code word a is changed. A change in a code word due to the incompliance with a RLL condition is called a “boundary rule”. The parameter INV indicating whether the number of bits of value “1” in the code word stream is even or odd is likely to vary from a state prior to code modulation according to the boundary rule. Thus, code words are arranged in a predetermined order in code conversion tables for DC control.
FIG. 13 illustrates the divergence of a code word stream due to code words b1 and b2 for DC control. The remarkable feature of code modulation according to an embodiment of the present invention is that code words in two selectable code conversion tables have opposite INV characteristics (which indicate whether the number of bits of value “1” in a code word stream is even or odd) in order to control a direct current (DC) offset. Thus, since the code words in the two selectable code conversion tables have opposite INV characteristics, one of the two code words may be arranged for an optimum DC control. As described previously according to the boundary rule, the parameter INV may be changed. However, this change is not significant when the same phenomenon occurs in two code conversion tables that may be selected at a point of DC control, i.e., the parameter INV is changed in both the code conversion tables. Accordingly, in an embodiment of the present invention, code conversion tables are designed in consideration of the following conditions.
First, in position A in which a code word a is connected to a code word b, code words b1 and b2 may be selected as the code word b. In this case, a number of EZ_a of end zeros of the code word a are the same as in “xxxxxxxxx101”, a number LZ_b1 of lead zeros of the code word b1 are the same as in “101xxxxxxxxx”, and a number of LZ_b2 of lead zeros of the code word b2 are the same as in “101xxxxxxxxn”. In other words, code words having a number of lead zeros as in “101xxxxxxxxx” are disposed in the same position in the main code group MCG1 and the auxiliary code group ACG1, all of code words having a number of end zeros as in “xxxxxxxxx101” are disposed in the same position in the main code group MCG1 and the auxiliary code group ACG1, in the main code group MCG2 and the auxiliary code group ACG2, and in the main code group MCG3 and the auxiliary code group ACG3. Accordingly, when a number of end zeros of the code word a are the same as in “xxxxxxxxx101”, the parameter INV of the code word a is changed or not changed. Thus, a code stream to which the code word b1 belongs and a code stream to which the code word b2 belongs have opposite INV characteristics according to the boundary rule.
Next, when the code words b1 and b2 are connected to code words c, respectively, in position B in which the code word b is connected to a code word c, although the code word b1, b2, or c is modulated into another type of code word according to the boundary rule, a code stream in which the code word b1 is connected to the code word c and a code stream in which the code word b2 is connected to the code word c have opposite parameters INV.
A sync pattern and multiplexed IDs will now be explained.
In a modulating method in which the maximum number “k” of successive zeros existing between the “1” bits is limited to 7, a sync pattern “010000000010000000010” violating the limitation of k=7 will be used.

    
    
        Sync Pattern : 010000000010000000010
    
    


As shown in FIG. 14, 4-bit multiplexed information is modulated into a 6-bit multiplexed ID to multiplex a data stream. In this case, one data stream is converted into L=24=16 types of pseudo-random data streams.
FIGS. 15A through 15E illustrate a main code conversion table created and arranged in consideration of the above-described conditions.
FIG. 16 shows a sub code conversion table for DC control created and arranged in consideration of the above-described conditions. Whether a preceding code word (codeword a of FIG. 13) and a following code word (codeword c of FIG. 13) violate a run length limit is checked. When the preceding code word and the following code word do not violate the run length limit, code words in the sub code conversion table should be used.
FIG. 17 illustrates a PSD curve of a code stream that is RLL (1, 7)-modulated according to the present invention.
FIG. 18 compares a code rate and a code efficiency of the RLL (1, 7) code according to an embodiment of the present invention with code rates and code efficiencies of the conventional A-Code, B-Code, and C-Code. The RLL (1, 7) code has a similar DC suppression capability to, and a higher code efficiency, than the conventional A-Code, B-Code, and C-Code. As a result, recording density may increase by about 2%.
FIG. 19 illustrates PSD curves showing a DC suppression capability of an RLL (2, 10, 8, 15) code according to an embodiment of the present invention and a DC suppression capability of an eight-to-fourteen modulation plus (EFMP) code used on a conventional DVD. Here, the EFMP code suppresses a DC offset using a separate code conversion table for DC control in addition to a main code conversion table. An example of the RLL (2, 10, 8, 15) code is disclosed in Korean Patent Application No. 2001-21360 filed by the present applicant. An embodiment of the present invention performs a weak DC-free RLL modulation which uses a main code conversion table and a sub code conversion table for DC control instead of the separate sub code conversion table containing additional bits.
FIG. 20 compares a code rate and a code efficiency of the RLL (2, 10, 8, 15) code according to an embodiment of the present invention with a code rate and a code efficiency of the EFMP code. The RLL (2, 10, 8, 15) code has a DC suppression capability similar to and a higher code efficiency than, the EFMP code, which results in increasing recording density by about 5.4%.
The embodiment of the present invention may be effectively applied to a wide variety of storage media storing digital data, particularly high-density storage media such as high density digital versatile discs (HD-DVDs).
As described above, the present invention can combine a weak DC-free modulation code with a multimode coding method to provide a high-efficient modulation code having an improved DC suppression capability. As a result, recording density may be improved.
Moreover, when code words violating an RLL condition are replaced with another type of code words during DC suppression RLL modulation, the replaced code words may be arranged to maintain a DC suppression capability of a code stream. As a result, an improvement effect of the DC suppression capability of the code stream may be achieved.
Furthermore, in the multimode coding method, input data is discontinuously scrambled to be multiplexed into pseudo-random data to remove DC components. Thus, the DC suppression capability may be retained and an error propagation probability may be reduced compared to a multimode coding method using a general scrambling method.
The operations of the method of the present invention may be implemented by computer-executable instructions of a computer-readable medium.
Although a few embodiments of the present invention have been shown and described, it would be appreciated by those skilled in the art that changes may be made in this embodiment without departing from the principles and spirit of the invention, the scope of which is defined in the claims and their equivalents.

## Claims

1. An apparatus comprising:
a data modulator arranged to perform a modulation operation of source data into a modulated code stream of code words where a minimum run length is confined to “d” and a maximum run length limit is confined to “k”, wherein “d” and “k” are positive integers; and
a recorder arranged to record the modulated code stream on a recording medium,
wherein the modulation operation includes changing a code word a into another code word so that a sum of an EndZero of the code word a and a LeadZero of a code word b is greater than or equal to the minimum run length limit and is less than or equal to the maximum run length limit in a case in which the sum of the EndZero of the code word a and the LeadZero of the code word b is less than the minimum run length limit or is greater than the maximum run length limit, wherein the code word b is connected to the code word a, the code word a is a preceding code word, the EndZero is a number of successive zeros from least significant bits (LSBs) of the code word a to most significant bits (MSBs) and the LeadZero is a number of successive zeros from MSBs of the code word b to LSBs.

2. The apparatus of claim 1, wherein the minimum run length limit “d” is 1 and the maximum run length “k” is 7, the changing comprises changing the code word a into a code word in which the LSB of the code word is “0” when the EndZero of the code word a is “0” and the LeadZero of the code word b is “0”.

3. The apparatus of claim 1, wherein the code words are subsequently demodulated by:
demodulating each n bit of input codewords into m-bit where n≧m, and m and n are positive integers, of a demodulation code unit to generate a non-inverted data stream having a predetermined length; and
inconsecutively descrambling the non-inverted data stream using multiplexed information to generate an inverted data stream.

4. The apparatus of claim 2, wherein the descrambling of the non-inverted data stream comprises:
performing an exclusive OR operation on a first demodulation code unit and initial data that is the multiplexed information to generate first inverted data;
outputting a second demodulation code unit to a q-1th demodulation code unit without performing an exclusive OR operation;
performing an exclusive OR operation on the first demodulation code unit and a first qth demodulation code unit of inconsecutive qth demodulation code units to generate next inverted data; and
repeating an exclusive OR operation to the final one of the remaining qth demodulation code units of the non-inverted data stream to provide the inverted data stream.