NBSR 73-227 (ft)

^

Field Service Test Model:

Computer-Controlled U System Manual

for Receiver and ADACS Interface Chassis

R. J. Carpenter

Electronic Instrumentation

Measurement Engineering

Institute for Applied Technology

K. M. Gray

D. S. Grubb

L. J. Palombo

Measurements Automation

Information Processing Technology

Institute for Computer Sciences

and Technology

December 11, 1973

Instruction Manual

Prepared for Department of the Air Force HQ-USAF (AFTACvTAP)

Patrick A.F.B.. Florida 32925

NBSIR 73-227

FIELD SERVICE TEST MODEL:

COMPUTER-CONTROLLED U SYSTEM

MANUAL FOR RECEIVER AND ADACS

INTERFACE CHASSIS

R. J. Carpenter

Electronic Instrumentation

Measurement Engineering

Institute for Applied Technology

K. M. Gray

D. S. Grubb

L. J. Palombo

Measurements Automation

Information Processing Technology

Institute for Computer Sciences

and Technology

December 11, 1973

Instruction Manual

Prepared for Department of the Air Force

HQ - USAF (AFTAC/TAP)

Patrick A.F.B., Florida 32925

U. S. DEPARTMENT OF COMMERCE, Frederick B. Dent, Secretary

NATIONAL BUREAU OF STANDARDS. Richard W. Roberts, Director

CONTENTS

Page

CONTENTS 1

ILLUSTRATIONS 2 1. INTRODUCTION 3

2. GENERAL DESCRIPTION 4

3. COMPUTER CONTROL OF RECEIVER 5 3.1 RF GAIN 5 3.2 PHASE 6

3.3 TRACKING 7 3.4 BLANKING 8

3.5 FREQUENCY 9

3.6 INE AND INTERRUPT 10'

3.7 MANUAL/AUTOMATIC SWITCH 12

3.8 MAINTENANCE /NORMAL SWITCH 12

4. RECEIVER MODIFICATIONS 13

4.1 MECHANICAL 13

4.2 MAIN CHASSIS 13

4.3 RF-IF AMPLIFIER MODULE 15

4.4 LOCAL OSCILLATOR AND SERVO MODULE 16

4.5 CARD MODIFICATIONS 17

4.6 NEW CARDS 19

5. ADACS INTERFACE CHASSIS CONSTRUCTION 29

5.1 GAIN-TRACKING-PHASE CARD 29

5.2 BLANKING & INE CARD (S4001) 31

5.3 CHASSIS 36

6. COMPUTER INTERFACE SPECIFICATIONS 41

6.1 ANALOG LINES TO THE COMPUTER 41

6.2 ANALOG LINES FROM THE COMPUTER 41

6.3 DIGITAL LINES TO THE COMPUTER (TTL LEVELS) 41

6.4 DIGITAL LINES FROM THE COMPUTER (TTL LEVELS) 41

7. INSTALLATION 42

1
ILLUSTRATIONS

Figure Title

1 System Diagram

2 System Cable Diagram

3 Block Diagram of Receiver

4 RF-IF Amplifier Module Schematic

5 RF-IF Amplifier Module Cables

6 Local Oscillator and Servo Module Cables in Receiver

7 Receiver Section Schematic

8 Reference Divider Section Schematic

9 Local Oscillator Section Schematic

10 Servo Section Schematic

11 Card Locations and Power Connections* L.O. and

Servo Module

12 Card Modifications in Receiver

13 S1001 Card, sheet 1

14 S1001 Card, sheet 2 15 S2001 Card

16 S3001 Card

17 Mounting Hardware for S3001 Card

18 Mechanical Mounting of S3001 Card

19 Rear Panel Connectors

20 Cable W1001

21 Cable W1002

22 Cable W2001

23 Cable W2002

24 System Cables

25 System Cables

26 Switches, Lamps and Power in ADACS

27 Gain-Tracking-Phase in ADACS

28 Blanking Level and INE in ADACS

29 Unchanged Lines Passed Through ADACS

30 Tracking and Gain Chart

31 Gain-Tracking-Phase Card, sheet 1

32 Gain-Tracking-Phase Card, sheet 2

33 S4001 Card, sheet 1

34 S4001 Card, sheet 2 35 IC's on Gain-Tracking-Phase Card

36 MC8311P on Gain-Tracking-Phase Card, sheet 1

37 Mc8311P on Gain-Tracking-Phase Card, sheet 2 38 IC's on S4001 Card

39 U4 on S4001 Card

40 U6 on S4001 Card

41 ADACS Basic Chassis

42 ADACS Front Panel

43 ADACS Back Panel

44 Floor of ADACS Chassis

45 ADACS Front and Back Panel Components

46 ADACS Chassis Component Layout

2
FIELD SERVICE TEST MODEL: COMPUTER-CONTROLLED U SYSTEM

MANUAL FOR RECEIVER AND ADACS INTERFACE CHASSIS

by

R. J. Carpenter, K. M. Gray

Dana S. Grubb and L. J. Palombo

1. INTRODUCTION

The Field Service Test Model uses a computer to control the operation

of from 1 to 15 EECO 881 receivers for unattended operation. Each

receiver is connected to the computer by an ADACS Interface Chassis,

which provides the necessary decoding and conversion for communication

between the receiver and the computer (see figure 1).

This manual describes the overall operation of the system, modifications needed for the receivers, and construction of the ADACS Interface

Chassis. All necessary drawings and parts lists are included. The

operation of the receivers is described only to the extent of the

modifications for computer control, as it is assumed that the reader is

thoroughly familiar with the operation of the receivers.

3
2. GENERAL DESCRIPTION

The receiver functions that must be computer -controlled for

unattended operation are RF gain, uncorrected phase, tracking rate and

blanking level . See figure 1. The computer controls the RF gain by

monitoring the AGC level of the receiver and sending the appropriate

gain level value back to the receiver. The computer monitors the

difference between the corrected and uncorrected phase signals of the

receiver. The computer uses the difference to determine when to order

a phase shift of the uncorrected phase signal and to determine the

desired tracking rate of the receiver. The computer monitors the

blanking pulses output of the receiver to determine the blanking level

to be used by the receiver. The computer also monitors the operational

status of the receiver and the position of the Channel Select (frequency)

switches. If the operational status of any receiver changes, the change

causes an interrupt to the computer, which then determines which receiver

has changed status.

A receiver may be changed to manual operation by use of the Manual/

Automatic switch on its ADACS (Automatic Data Acquisition Control System)

Interface Chassis. (In manual status a receiver is controlled by an operator.)

When maintenance is being performed on a receiver, the Maintenance

switch on its ADACS unit should be on to inform the computer that the

receiver is being serviced.

The cardioid unit for the receiver is interfaced to the computer

through the ADACS unit, so that the computer may monitor the status of

the cardioid unit.

The receiver modules affected by the use of computer control are the

Local Oscillator and Servo Module and the RF-IF Amplifier Module.

Receiver cards D582-AB (only the one in socket B7), D586-AB and D592-AA

are modified. Three new cards are added to the receiver: S1001 and

S2001 in the Local Oscillator and Servo Module, and S3001 in the RF-IF

Amplifier Module. Wiring changes have been made to both modules.

The ADACS Interface Chassis is a 19-inch wide rack-mounted chassis

containing the necessary signal decoding and conversion circuits to

interface the receiver to the computer. There is one ADACS unit per

receiver. Each ADACS unit contains two circuit cards (both custom),

two power supplies and miscellaneous switches, indicator lamps and

connectors. The bare chassis is shown on figure 41 prior to completion. The front and rear panels of the unit are shown on figures 42

and 43. A top view of the unit with the cards installed is on figure

46. The schematics for the ADACS unit are on figures 26 through 29,

which are labelled internally as sheets 1 through 4, respectively, for

convenient designation of interconnections.

4
3. COMPUTER CONTROL OF RECEIVER

3.1 RF GAIN

The system diagram, figure 1, shows the AGC level (Amplitude)

of the receiver being sent directly to the computer. The computer

program uses the AGC level to determine the RF Gain setting to be

used by the receiver. The computer sends 5 bits defining the gain

level to be used to the ADACS Interface Chassis, where the 5 bits

are decoded and signals sent to the receiver to operate relays on

the Gain Control card, S3001. These relays connect the proper

resistors into the receiver's RF gain circuit.

The AGC level is taken from pin E of card A3 in the Receiver

Section and is shown on figure 7. This signal is connected to pin

18 of J40 (figure 9) as an input to card S1001. On card S1001

(figure 14) two operational amplifiers, AR2 and AR4, amplify the

signal for driving the cable to the computer and filter off some higher frequency noise. R28 is used to compensate for non-zero

"zero" output from the receiver and R31 is provided to set fullscale. The output is connected to pin 10 of S1001. The connection

from the card to the back of the receiver is shown on figure 6, and . from the receiver to the computer on figure 2.

The computer generated Gain bits are sent to the Gain-TrackingPhase card in the ADACS Interface Chassis. This is shown on figure

27. The decoder circuitry on the Gain-Tracking-Phase card is

shown on figure 31. This circuitry decodes the 5 bits and drives

lines to operate the proper relays in the receiver. (The chart

showing which relays are operated and the resulting gain level in

the receiver is on figure 30.) The lines to the receiver are shown

on figure 27 as they leave the ADACS unit. The gain relay lines are

shown entering the receiver on figure 5, where they go to the Gain

Control card, S3 001, shown on figure 16.

Gain control in the receiver is accomplished by variation of the

negative feedback resistor in an amplifier consisting of Q6 and Q7 on

the Receiver Amplifier card, ZA35279. As the resistor is made smaller,

the gain is decreased. In fact, the gain is almost linearly proportional to the value of the resistor. For the lowest gain value,

a short circuit using Kl is used in place of the feedback resistor,

so that only the internal 2.2 ohm resistor, R17, of ZA35279 is in the

circuit. An attempt has been made to obtain 3 dB gain steps, thus

the feedback resistance for each step should be 1.4 times that of

the previous step. In order to reduce the number of relays and

resistors required, the steps are approximated by a scheme where

Rl and R2 are in parallel, then Rl alone, then R2 and R3 in parallel,

then R2 alone, etc. In this manner the 6 dB steps are essentially

correct and the intermediate steps are approximately correct.

Examination of the circuit shown on figure 16 will show that relays

Kl through K14 are used to control the gain. The next to highest

5
gain value is obtained with K13 and K14 closed and the next highest

value with only K13 closed. (K14 is never used alone.)

The S3001 card also contains a relay, K15, which is used to

control whether the relay-controlled resistors on S3001 will be

used for automatic (computer-controlled operation) or whether the

RF Gain control on the front panel of the receiver for manual control

will be used instead.

3 . 2 PHASE

The phase difference between the corrected and uncorrected phase

is shown on figure 1 going directly from the receiver to the computer.

The computer program uses the phase difference to determine the need

for changing the phase of the uncorrected phase. When a phase change

is needed, the computer has the ADACS Interface Chassis send a 10-

microsecond pulse to the receiver. In the receiver there is circuitry

(added for computer control) that causes the uncorrected phase signal

to be shifted by 50 microseconds.

The phase difference signal is taken from pin M of card Al in

the Servo Section and is shown on figure 8. (Part of the Servo

Section circuitry is shown on the diagram for the Reference Divider

Section.) The phase difference signal enters the S1001 card on pin

17, as shown on figure 14. On card S1001 two operational amplifiers,

AR1 and AR3 , amplify the signal for driving the cable to the computer

and filter off some of the higher frequency noise. R38 is used to

compensate for non-zero "zero" output from the receiver and R41 is

provided to set full-scale. The output is connected to pin 9 of S1001.

The connection from the card to the back of the receiver is shown on figure 6, and from the receiver to the computer on figure 2.

The computer-generated phase-change-signal and 10-micro second

pulse are sent to the Gain-Tracking-Phase card in the ADACS Interface Chassis as shown on figure 27. The card circuitry gates a single 10 microsecond pulse to the receiver when commanded to do so by the computer. See figure 32. The phase change pulse is shown on figure 27 going to the receiver and on figure 6 entering the

receiver, where it goes to pin 17 of the S1001 card. On the S1001

card (figure 14) the phase change pulse is used to control the phase

shift circuit.

The phase shift circuit reverses the phase of the uncorrected

phase signal. This signal has a frequency of 10 kilohertz, so a 50-microsecond shift will effectively reverse its phase. This is done

in the modified receiver by breaking the connection between the third

and fourth stages of the divide by ten counter in card location B7

This is shown on figures 8 and 12. The output of the third stage

(20 kilohertz) of the counter is sent to the S1001 card where it is

normally gated right back to the fourth stage. When the shift is

performed, the pulse from the ADACS unit is used to set the left

flip-flop of U2 on card S1001. The next positive-going transition

6
of the 20 kilohertz signal will transfer the set state to the righthand section of U2. The set (high) output of the right-hand section

of U2 is applied to the other gate input of Ul through which the 20

kilohertz signal passes back to the receiver, disabling the 20

kilohertz signal path. The output of the right-hand section of U2

is also applied to the dc reset input of the left-hand section of U2,

resetting this section immediately. The right-hand section of U2

will then resume the clear (low) state on the next positive-going

transition of the 20 kilohertz signal. The result is that the righthand section of U2 is set for exactly one whole 20 kilohertz cycle,

and disables the 20 kilohertz path through Ul back to the receiver

for exactly 50 microseconds.

3 . 3 TRACKING

The phase difference is also used by the computer program to

determine the tracking rate for the receiver. The computer sends

4 bits defining the tracking rate to the ADACS unit, where the 4

bits are decoded and signals sent to the receiver to operate relays

on the Tracking Rate card, S2001. These relays connect the proper

amount of resistance and capacitance into the two integrators in

the receiver. The resistors are mounted on the S2001 card, while

the capacitors are those already mounted in the receiver.

The phase difference is sent to the computer as described in

3.2. The computer -generated Tracking bits are sent to the GainTracking-Phase card in the ADACS unit. This is shown on figure 27.

The decoder circuitry on the Gain-Tracking-Phase card is shown on figure 32. This circuitry decodes the 4 bits and drives lines to

operate the proper relays on card S2001 in the receiver. (The

chart showing which relays are operated and the resulting tracking

rate is on figure 30.) The lines to the receiver are shown on figure 27 as they leave the ADACS unit. The tracking relay lines

are shown entering the receiver on figure 6, where they go to the

Tracking Rate card, S2001, shown on figure 15. The S2001 card uses

relays Kl through K5 and K12 through K15 to select the proper

resistors, while relays K6 and K16 are used to connect the capacitors.

The S2001 card is connected to the receiver circuitry as shown on figure 10.

Switching between manual operation and automatic (computercontrolled) operation is performed by relays K7 , K8, K9, and K10

on card S2001. In automatic operation, the Servo switch on the

front of the receiver is disabled by relays K8 and K9, and the

receiver made to operate as if the Servo switch were in the "TRACK"

position. Relays K7 and K10 are used to transfer control from the

Tracking Rate switch on the front panel of the receiver to control

by the S2001 card. In manual operation, the front panel switches

control the receiver.

7
3 . 4 BLANKING

The receiver has, as an output signal, an on-off voltage which

indicates when the input signal is being blanked (signal gain reduced

to zero) . This signal is sent to the ADACS unit where an analog

circuit converts the on-off pulses into an analog voltage that is

proportional to the percent of the time that the receiver is blanked.

This analog voltage is sent to the computer. The computer program

uses this signal to determine the proper blanking level for the

receiver. The computer sends 6 bits to the ADACS unit defining the

proper blanking level voltage. The ADACS unit uses a digital-toanalog converter and a non-linear network to produce the blanking

level voltage for the receiver. This voltage is sent to the

receiver, where it is used by the receiver if it is in automatic

operation .

The routing of the blanking signals is shown on figure 1 and

the cabling for the blanking signals is shown on figure 2. The

blanking pulses output from the receiver is shown on the bottom of

figure 4, the RF-IF Amplifier Module schematic. The signal is

routed as shown at the top of figure 5, the RF-IF Amplifier Module

cable diagram. The blanking pulses signal enters the ADACS unit

as shown at the top of figure 28, where it goes to the Blanking

Level card, S4001, which is on figure 33.

The blanking pulses signal is at zero volts when the receiver

is blanked and at minus 11 volts when operation is normal. A

saturated DTL inverter using Ql and associated components produces

pulses at the collector of Ql of the same period as those at the

input, but of known -15 volt amplitude. These pulses are then

averaged in the active low-pass filter consisting of AR2, filter

capacitor C2, feedback resistor R18 and R18A, and input resistor

R14 and R16 in series. Variation of R18A allows a small control of

full-scale output (volts per percent blanked). A capacitor C8 from

the junction of R14 and R16 to ground removes the components of the

square wave that are beyond the limits of the amplifier in the

active filter. A small offset is caused by R17 to result in zero output voltage with the input (pin X) open. (This is compensation

for the finite saturation voltage of Ql.) A value of about 22

megohms will compensate for the 150 millivolts to be expected.

If the small offset can be tolerated, this resistor may be left

out. With input pin X connected to ground, set R18A for the

desired 100 percent blanking output voltage, 10 volts.

The percent blanking signal leaves the ADACS unit as shown on figure 28. The computer program uses it to determine the proper

blanking level and sends 6 bits defining this level back to the

ADACS unit. The bits enter the ADACS unit as shown on figure 28 and

go to the Blanking Level card, S4001, as shown on figure 33. The

6 bits are converted to an analog voltage with a non-linear relationship. The bits are applied to the digital-to-analog converter, which

produces a zero to +10 volt output according to the bits. This

8
analog voltage is then modified by passing through the non-linear

amplifier stage consisting of AR1, CI, CR1, CR2 , CR3 , and Rl through

RIO. The result is an output in the zero to -10 volt range at output pin V. The non-linear conversion takes place in the input

"resistors" of the operational inverter stage containing AR1. This

"resistor" actually is composed of four different circuits, which

progressively come into action as the output of U6 increases. For

small values of output of U6, the input "resistor" is, in fact, R7

As the voltage increases, CR3 becomes forward biased and the input

"resistor" involves R5, R6, R7 and CR3. The result is a lower

equivalent input "resistance" with a higher resulting gain for the

inverter. Further increase in the output of U6 will bring in the

circuit containing CR1, and finally that including CR2. The result

is an increase in gain of the inverter as the output of U6 increases.

The change in gain is about 2-to-l at each knee. Thus, much finer

adjustments in the blanking voltage are possible as it becomes nearer

to zero.

The blanking level output from the S4001 card leaves the ADACS

unit as shown on figure 28, and enters the receiver as shown on figure 5. In the receiver it goes to the S3001 card, as shown on figure 16. On the S3001 card it is connected to the receiver blanking level input if relay K15 is in the automatic (computer-controlled)

position. (Otherwise, the Blanking level control on the front panel

of the receiver supplies the blanking level.) The blanking level

selected by relay K15 leaves the S3001 card on pin C and is connected

to the blanking level circuit of the receiver as shown on figure 4.

3 . 5 FREQUENCY

The computer program monitors the frequency of the receiver as indicated by the setting of the Channel Select switches on the front

panel of the receiver.

The settings of the Channel Select switches are detected as

shown on figure 9. The outputs go to card S1001 shown on figure 13,

where the switch settings are latched in integrated circuits U3 and

U4. The signal for setting the latches is a negative-going 2

microsecond pulse from the logic shown on figure 9. This pulse

occurs at a 100 hertz rate. On card S1001 it is inverted by one section of Ul into a positive-going pulse. Two more sections of

Ul are used as a one-shot multivibrator to produce a 1 microsecond

pulse to load the switch-position signals into the latches (U3 and

U4) during the receiver switch sensing pulse.

Since all of the digital integrated circuits on this card operate

below ground (their normal +6 volt supply terminal is grounded) , level

changers must be used to get to positive TTL levels to connect to the

computer. This is accomplished in FET's Q4 through Q13. These FETs

must conduct 5 milliamperes with less than 0.4 volt drop when they a are zero biased; and less than 10 microamperes when they have -6

volts bias. Since some 2N4092 FETs will not meet these requirements , it

is necessary to select them for use in this circuit.

9
The frequency bit outputs leave the receiver as shown on figure

6, and are passed through the ADACS unit as shown on figure 29 to

the computer

3.6 INE AND INTERRUPT

INE (Invalid Data Equipment sensed) is used by the computer

program to indicate that the receiver is inoperative. Several

conditions are monitored by circuitry in the receiver and if any

of them indicates that the receiver is inoperative, the INE signal

is sent to the ADACS unit. If the ADACS unit receives an INE signal

from the receiver or detects such a condition in the ADACS unit, it

sends an INE indication to the computer. The ADACS unit will also

send an interrupt signal to the computer if there is a change in the

INE status or in the status of either of the switches on the ADACS

front panel, MAINTENANCE and MANUAL. The interrupts from all of

the ADACS units are "daisy-chained" so that only one interrupt is

needed to the computer.

The INE circuitry in the receiver is on the S1001 card shown on figure 13. As long as current flows out of pin 15 (P2/J41) into the

base of NPN transistor on card S4001 in the ADACS unit, the receiver

is presumed to be in operating condition. This current comes from

the +12 volt supply through Rl. If the +12 volt supply falls

appreciably, the current to the -12 volt supply will divert the

output current and indicate INE. The same situation will occur if

the -12 volt supply voltage rises substantially. The opposite

conditions of +12 volts too high or -12 volts too low will cause

Q3 to conduct, diverting the output current and causing INE.

If the receiver senses that the frequency synthesizer is not

operating properly, the receiver TUNING lamp will be energized and

the voltage applied to input pin 12 of the S1001 card will change

from -18 volts to zero volt . (See figure 9.) Thus FET Ql will

conduct strongly, diverting the current from the output and INE

will be sensed.

In manual operation if either the RF signal level drops too low

for the servo to operate or the Servo switch is moved from the TRACK

position, an INE signal is generated. See figure 10. The indication

of the RF signal being too low enters the S2001 card (figure 15) on

pin 11 and the status of the Servo switch enters on pin 3. The INE

output is on pin 4 and goes to pin 16 of the S1001, where it causes

Q2 to saturate, diverting current from the output and causing INE

to be sensed.

10
The INE output from the S1001 card leaves the receiver, as shown

on figure 6. The INE from the receiver enters the ADACS unit as shown on figure 28. The INE circuitry on the S4001 card is shown on

figure 34.

Normally, a current of about 300 microamperes is supplied to

input pin 5 by the INE line from the receiver, indicating the absence

of any INE conditions. This keeps Q2 saturated and the INE voltage

to the computer (output pin E) low. If this current fails or is

diverted from the base of Q2 (due to a receiver INE) , then Q2 becomes

an open circuit. The voltage at pin E will then rise due to R27 and

CR11 or the current supplied into pin E from the computer interface.

If the +5 volt supply for Q2 is not present, CR11 prevents the

internal circuit from loading pin E and the computer will still read

Q2 as an open circuit. When the +5 volt supply fails, the -15 volt

supply pulls down the base drive to Q2 through CR7 , turning Q2 off.

CR9 prevents the base voltage of Q2 from going too negative for

safety. In like manner, failure of the +15 volt supply will cause

the base drive to Q2 to be diverted through CR8, turning Q2 off.

If the -15 volt supply fails, neither of the above systems will work,

but the FET Q3 will have zero gate bias and will then have low drainsource resistance diverting the base drive from Q2, causing an INE

indication. The INE system will also indicate an INE when the

MAINTENANCE switch on the front panel of the ADACS unit is in the

MAINTENANCE position. This action opens the circuit from input pin

A to ground, resulting in one section of U2 diverting the base current

from Q2.

The INE output from the S4001 card leaves the ADACS unit and is

sent to the computer as shown on figure 28 and on the system cable

diagram, figure 2.

In addition to generating INE for the computer, the INE system

also has provisions for generating an interrupt to the computer when

there is any change in the INE, MAINTENANCE or MANUAL conditions.

The state of these three digital variables are continuously being

compared in U4 on the S4001 card (figure 34) with a set of conditions

previously stored in latch U3 . If they differ, the A=B output of U4

will change from high to low, triggering the one-shot multivibrator,

U5. The one microsecond output pulse from U5 is used to transfer the

new information into latch U3 , so that the A and B inputs to U4 will

again be the same and the A=B output will rise. The output pulse

of U5 is also amplified in a section of the power inverter U2 and

is used to cause a computer interrupt by pulling the "daisy-chained"

line connected to output pin 4 to ground. The line is shown going to

the ADACS unit output on figure 28 (bottom of the page) and on the

system cable diagram, figure 2. Back on S4001, a free-running pulse

generator consisting of Q4 and Q5 and their associated components is

used to retrigger the one-shot, U5 , in the case that the contents of

latch U3 do not equal the present state of the variables, yet U5 has

already generated its one pulse per trigger. The circuit would hangup if a retrigger means were not provided.

11
3.7 MANUAL/AUTOMATIC SWITCH

The MANUAL/AUTOMATIC switch on the front panel of the ADACS unit

is used to switch the associated receiver from automatic operation

(computer-controlled) to manual operation (operator-controlled) . The

switch is shown on figure 26, where it is used both to light the

MANUAL lamp and to supply lines from the switch to other parts of the

ADACS unit. The line labelled Manual is sent via the wiring shown

on figure 29 to the computer. The line labelled Automatic is sent

both to card S4001 (figures 28 and 34) for use by the INE circuitry

in generating computer interrupts and to the wiring shown on figure 27

to be sent as the line labelled Automatic to the receiver. (See also

the system cable diagram, figure 2, for system usage of the Manual

and Automatic lines.)

The Automatic line to the receiver is shown entering the receiver

on figure 6 (to the Local Oscillator and Servo Module) and on figure 5

(to the RF-IF Ampl if ier Module) . In the former, Automatic goes to

pin 16 of the S2001 card (figure 15); in the latter, Automatic goes

to pin H of the S3001 card (figure 16). In both cases, it is used

to operate Manual/Automatic relays.

3.8 MAINTENANCE/ NORMAL SWITCH

The MAINTENANCE/NORMAL switch on the front panel of the ADACS

unit is used to inform the computer program that the associated

receiver is being serviced. The switch is shown on figure 26, where

it is used both to light the MAINTENANCE lamp and to supply lines

from the switch to other parts of the ADACS unit. The line labelled

Maintenance is sent via the wiring shown on figure 29 to the computer.

The line labelled Normal is sent: a) to card S4001 (figures 28 and

34) for use by the INE circuitry both to generate INE and a computer

interrupt; and b) to the wiring shown on figure 27 where it goes to

pin Z on Jl, which is a dead-end, as this signal is not used by the

receiver

12
RECEIVER MODIFICATIONS

4 . 1 MECHANICAL

Mechanical modifications to the receiver are needed to install

the S3001 card and to add three connectors to the rear panel. Card

S1001 and S2001 do not require mechanical modifications to the

chassis, as they slide into spare card guide slots and use cable

plugs to connect to the receiver wiring.

4.1.1 S3001 CARD

Two each of two types of custom-made brackets are

required to hold the S3001 card in the RF-IF Amplifier Module.

These brackets and the holes to be drilled in the frame of the

module are shown on figure 17. The card is installed using

the brackets, as shown on figure 18. The card pins should be

nearest the front panel of the module, and the card components

should be facing the open side of the chassis.

4.1.2 REAR PANEL CONNECTORS

Three new connectors, J30, J31 and J32, must be added

to the rear panel of the main chassis of the receiver. The

drilling and cutting needed are shown on figure 19.

4.2 MAIN CHASSIS

Wiring must be added to the main chassis of the receiver to

connect the modules within the receiver to the connectors to the

ADACS Interface Chassis and to the computer. The general layout

of the added wiring is shown on figure 2. The detailed wiring

from the back of the receiver to the RF-IF Amplifier Module is

shown on figure 5 and from the back of the receiver to the Local

Oscillator and Servo Module on figure 6. Where possible the added

wiring is cabled. Color coding is used to assist in servicing.

A plastic sleeve of 1/2 inch length of PVC plastic tubing,

Alpha Wire #13 (PVC-105/13) MIL-1-631D/F/U should be slipped over

each wire (or pair of wires) to be attached to J15, J19, J20,

J21 and the wire to the center terminal of J22, J26, J27 and J31.

1) Cut 10" lengths of #22 Teflon insulated stranded wire of the

following colors -

2 ea black

1 ea brown

1 ea orange

1 ea gray

2 ea red

1 ea yellow

1 ea green

1 ea blue

1 ea purple

1 ea white

13
Crimp a connector contact (ELCO #000-60 8017 06 13) on one end of

each of the above wires.

Following the wiring shown on figure 6, solder one end of each of

these wires to the correct terminal of J19 (use plastic sleeve)

and insert the other end of each wire in the correct position in

J30. Do this one wire at a time to avoid confusion between the

like-colored wires.

Use Tie-Wraps to form a cable from the above wires.

Cut two 13" lengths of RG-174/U cable. Connect the center conductor of one from J19-2 to the center of J26. Use plastic

sleeves. Connect the center conductor of the other from J19-9

to the center of J31. Use plastic sleeves. Connect one end of

both shields to J19-1. Connect the other end of both shields

to the ground lug between J25 and J26. (See figure 6).

Cut the following 7" pieces of #22 Teflon insulated stranded

wires -

Crimp a connector contact (ELCO #000-60 8017 06 13) on one end

of each of these wires.

Connect a 9" piece of #22 red wire from the center of J23 to

J15-8, before soldering the J15 end, also insert the 7" red

wire cut above into J15-8 - use a common plastic sleeve over both wires. Now solder them both to J15-8. Insert the free

end with the connector terminal into J32-b. (See figure 6.)

Connect one of the black 7" wires to the outer terminal of J23

and push its connector end into J32-c. (See figure 5.)

Cut an 8" piece of #22 gray wire and connect one end to J21-16.

Slip the other end of this piece and one of the 7" gray wires

through the same plastic sleeve and solder them both to J20-16.

Insert the free connector end into J32-a. (See figures 5 and 6.)

Following the Wire List, connect the remaining 7" wires to J20

or J21 and the appropriate location of J32. (See figures 5 and

2 ea

3 ea

1 ea

1 ea

2 ea orange

yellow

black

brown

red

2 ea green

3 ea blue

4 ea purple

3 ea gray

1 ea white

6.)

12" Green #22 wire from J19-3 to J32Y. (See figure 6.)

13" Coax RG-174/U from J22 to J27 with sleeves. Connect shield

to outer terminal on both ends. (See figure 5.)

14
14) Dress all of the above wires against existing wires and hold them

in place with Tie-Wraps.

4.3 RF-IF AMPLIFIER MODULE

This module is modified by the addition of the S3 001 card and

the added wires to the module's connectors to the main chassis of

the receiver. The finished wiring is shown on Figure 4. (The

original wiring is shown in the receiver manual.)

A number of wires will be connected to J21A. Slip 1/2 inch of

clear plastic tubing, Alpha PVC-105/13, over the wire before soldering and then slip it down over the terminal after the solder. has

cooled. Unless noted, all wire is #26AWG Teflon insulated.

1) Unsolder the green lead from the tap on the Blanking pot (R2)

and connect this wire to J21A-C.

2) Disconnect the shielded cable from the Gain pot (Rl) and connect

the center conductor to J21A-4 (do not use plastic sleeve)

3) Connect a 4" orange wire to the CW and center terminal of Rl

and run it to J21A-5. Also connect the shield of the coax cable (above) to J21A-5 (use no plastic sleeve)

.

4) Connect a 4" gray wire from the tap on R2 to J21A-B.

5) Connect a 4" green wire from the top of Rl to J21A-D.

6) Connect a 16" piece of RG-174/U coax to P22, center to center,

shield to sleeve. Connect the other end tc J21A, center to

J21A-1, shield to J21A-A.

7) Connect a 4" black wire from J21A-A to the COMMON terminal on

the front edge of the Receiver Amplifier ZA35279.

8) Connect a 13" black wire from the sleeve of J23 to the same COMMON terminal used in step (7).

9) Cut 19" lengths of the following color wires -

10) Cut a 15" piece of 3/8" D shield braid. Pull the wires cut in

(9) through this sleeve with 2" protruding at each end.

11) Solder a 2" piece of black wire to one end of the braid.

1 ea black

2 ea brown

2 ea yellow

2 ea green

2 ea blue

3 ea purple

2 ea gray

1 ea white

1 ea red (22" long)

15
12 Slip a 15" length of 3/8" D clear plastic tubing over the shield

braid.

13) Connect the shield braid ground wire to a small ground lug under

the nut attaching the upper end of P21.

14) Connect the red wire in the cable to the center of J23 (use

plastic sleeve) and to J21A-20.

15) Connect the green wire in the cable from P21-16 to J21A-H.

16) Being careful to avoid confusion between wires of the same color,

connect P21 pins 2 through 15 with the correct terminal among

J21A, K through Z. Use an ohmmeter for wire identification.

17) Use cable clamp to hold the cable of (9) - (15) to the top

surface of the RF-IF Module.

18) Use cable clamp to hold the RG-174 cable and the black wire from

J23 to the top surface of the RF-IF Module.

19) Install the Gain Control card S3001 in J21A with the components

toward the open side of the Module (toward the viewer). Install

the card guide-clamps to hold the card in place.

4.4 LOCAL OSCILLATOR AND SERVO MODULE

This module is modified by the addition of the S1001 and S2001

cards, the added wiring to the module's connectors to the main chassis, of the receiver, and by minor alterations of other wiring in

the module for computer-controlled operation of the receiver. The

wiring for the S1001 card is shown on figure 9 and for the S2001

card on figure 10. The wiring to the module's connectors is shown

on figure 6. The remaining wiring changes are scattered on figures

8 through 10.

All wiring will be done with //26 AWG Teflon insulated wire.

Connections to the rear-panel connectors P15, 16, 19, 20 should have

plastic tubing sleeves of 1/2" of clear PVC tubing, size #13. Slip

the sleeve over the wire before soldering and then slip it over the

connector terminal after the solder has cooled.

1) Four cables should be made prior to wiring inside the unit.

These are W1001, W1002, W2001, and W2002. (See figures 20

through 23.) In each case one of these wires carries a connector. Each wire is crimped into a connector contact

(Amp #86015-1) and then the connector is pushed into the appropriate hole in the connector block (Amp 86148-4) . Keying plugs

are installed in the appropriate locations by crimping a contact

without a wire and then inserting it in the block. This contact

will capture the keying plug (Amp 86286-1) when it is inserted.

16
12) The other switch on this layer of S2 is section A. Disconnect

the green wire from the tap of section A, S2, and tie the free

end back. Connect the brown wire of W2002 to the tap of section

A of S2. Clip out jumper wire connecting stationary terminals

A3 and B3 of Servo switch S2.

13) Section C can be located on the rear layer of S2 since all of

its stationary terminals are used. Disconnect and tie back

the green wire from the tap on section C of S2. Connect the

orange wire of W2002 to the tap of section C of S2.

14) Dress all of the cables and use Tie-Wraps to improve the stability of the wiring. Attach remaining wires of W2002 per cable

drawing on figure 23.

4.5 CARD MODIFICATIONS

Three cards in the receiver must be modified for computercontrolled operation. The cards are each shown in their entirety

in the manuals supplied with the receiver. The modified portions

only are shown on figure 12.

4.5.1 CARD D582-AB

There are several cards of this type in the receiver

,

but only the one in slot B7 is modified. It should be tagged

so that it will not be mixed up with the other cards of the same type.

A jumper on this card is moved to route the signal out

through phase shift circuit on card S1001 (figure 14) and back

into the card. The jumper which connects from near pin V to

near pin Z is removed. Replace it with a bare #22 wire jumper

from the old location near pin Z to pin X. Mark this modified

card with a label "B7 only" on the visible top edge of its

handle

4.5.2 CARD D586-AB

A resistor is added to this card to ensure that the

TUNING lamp output, which is used by the INE circuitry, is

pulled high even if the lamp burns out. Connect a 33,000 ohm,

1/4 watt resistor from pin M to pin 6 on this card. The card

is used in card location A4 and is shown on figure 9.

4.5.3 CARD D592-AA

A resistor and a capacitor are added to this card to

provide an isolated output for the phase difference. The card

is used in card location Al and is shown on figure 8.

17
Notice that the keying plug is NOT square, it must be inserted

with the long dimension of its head parallel with the long

dimension of the block.

After the cables have been constructed, dress cable W1001 down

the side of the central guide toward the left of the front

panel and fan out the leads to pick up their terminals on the

mother board of the Module. Attach cable per figure 20.

Attach the free ends of W1002 to P19, using plastic sleeves.

Attach the free ends of W2001 to P15 and P20, using plastic

sleeves. NOTE: Use the chassis ground terminal between P15

and P16 for ground connections to pins 1 and 26 of J42.

Dress cable W2002 down the side of the central guide to the

right of the front panel, and connect the fanned-out wires to

the appropriate pins of the mother board. Nine long wires will

still await attachment.

Disconnect the green wire from the + terminal of Meter M2

(figure 10) and tie back against the side of the black wires to . the other terminal of this meter. Then connect the correct

green wire of W2002 to the meter terminal.

Disconnect the jumper wire from tep of section A of si to the tap

of section B of SI. Disconnect and tie-back the green wire that

formerly connected to this jumper. Connect the yellow wire of

W2002 to the tap of section A of SI (resistor layer). Connect

the remaining green wire of W2002 to the tap of section B of SI

(capacitor layer).

Disconnect the jumper wire between the tap of section C of Si

and the tap of section D of Si. Also disconnect and tie back

the green wire that formerly connected to these jumpered terminals. Connect the blue wire of W2002 to the tap of section

C of SI (resistor layer). Connect the purple wire of W2002 to

the tap of section D of SI.

Connect the gray wire of W2002 to the jumper which connects

positions 1-5 of the B layer of Si.

Connect the white wire of W2002 to the jumper which connects

positions 1-5 of the D layer of Si.

The Mode switch, S2 has two layers, each of which has two

single-pole, 5-position switches. Find the section which has

connections to only two of the five stationary terminals. This

is section B. Disconnect the green wire from the tap of section

B, S2, and tie the free end back. Connect the red wire from

W2002 to the tap of section B, S2.

18
Connect a 3600 ohm, 1/4 watt resistor, R33, from the

emitter of Q3 to connector pin M. Connect a 2.2 microfarad,

25 volt capacitor, C12, from the circuit common to connector

pin M.

4.6 NEW CARDS

Three new cards are needed for computer -controlled operation

of the receiver: S1001, S2001 and S3001. The first two are used

in the Local Oscillator and Servo Module and the latter in the RFIF Amplifier Module.

4.6.1 S1001 CARD

4.6.1.1 CONSTRUCTION

This card (figures 13 and 14) contains a number

of plated-through holes used for jumping from one side

of the card to the other, and holes for some components

that were not used in the final design. Thus, there

will be many unfilled holes when the card is completed.

Be sure that the diodes are mounted in the correct

directions and be sure to install the insulated jumper

next to CR2. The components may be installed in any

order, except for C3 and Ul through U4. C3 should be

the last component installed, and Ul through U4 the

next to last components installed. To avoid possible

static electricity damage, be sure to ground the soldering iron and the circuit ground terminal before installing Ul through U4. There is a mark next to pin 1 of all

integrated circuits on both the top and bottom of the

board.

4.6.1.2 ADJUSTMENTS

There are four adjustments on the S1001 card

which must be made afer it is installed in the receiver.

Two of these adjustments compensate for offset in the zero output and two provide full-scale (gain) adjustment.

These adjustments will require the use of the Test Unit.

a) Amplitude channel. Switch the receiver to manual

control and its Servo Switch to track. Examine the

Amplitude output with the digital voltmeter (DVM)

of the Test Unit. With the receiver tuned to a moderately strong station, or to the Simulator

output, adjust the receiver gain control until

the front-panel Signal Strength meter reads exactly

"-20 dB". Now adjust R28 on the card for zero Amplitude output as indicated on the Test Unit DVM.

Readjust the receiver gain control until its Signal

19
Strength meter reads exactly "+20 dB". Now adjust

R31 of the card until the Test Unit DVM reads

+10.00 volts. The Amplitude channel has now been

adjusted.

Phase channel. With the receiver still on manual

control and the Signal Strength meter indicating

mid-scale, set the Servo switch to Negative Slew

and the Tracking Rate control to 0.3 ys/s. Observe

the Phase output of the receiver with the Test Unit

DVM. As the value indicated on the DVM approaches

zero, adjust R38 on the card to keep the DVM

indicating zero. When the phase jumps from 0 to

360° stop turning R38. To confirm that 0° is

represented by zero volts, switch to Positive Slew

and observe that just after jumping from 360° to 0°

the DVM reads essentially zero. The full scale

adjustment R41 is made with Positive Slew as the

phase approaches 360° in a like manner, keeping

the DVM indicating 7.816 volts. This completes

the adjustments for the S1001 card.

20
4.6.1.3 PARTS LIST

Designator Description Manufacturer Part Number

S 1001 Circuit Card Divelpro

AR 1 to AR 4 Amplifier, Integrated Circuit Texas

8-pin DIP Instruments SN72741P

C 1 Capacitor, 4.7 nF, 80 V, 10% Sprague type 192P

C 2 Capacitor, 220 pF, 5% dipped mica CM05

C 3 Capacitor, 150 pF, 5% dipped mica CM05

C 4 Capacitor, 100 pF, 5% dipped mica CM05

C 5 Capacitor, 0.22 yF, 80 V, 10% Sprague type 192P

C 6 Capacitor, 100 pF, 5% dipped mica CM05

C 7 Capacitor, 0.22 yF, 80 V, 10% Sprague type 192P

C 8 Capacitor, 0.22 yF, 80 V, 10%

CR 1 Diode, signal, 1N3064

CR 2 Diode, regulating, 4.7V, 5%

1N750A

CR 3 Diode, regulating, 6.2V, 5%

1N753A

P 1 Connector terminal Post

(25 ea) AMP, Inc 85931-6

P 2 Connector Terminal Post

(24 ea) AMP, Inc 85931-6

Q 1 Transistor, FET, 2N4092 Motorola,

etc

Q 2 Transistor, bipolar 2N2222

or 2N2219

Q 3 Transistor, bipolar 2N2222

or 2N2219

Q 4 to Q 13 Transistor, FET, 2N4092 Motorola,

etc

R 1 Resistor, 12 K, 1/4 W,

2% or 5%

R 2 Resistor, 15 K, 1/4 W,

2% or 5%

R 3 Resistor, 15 K, 1/4 W,

2% or 5%

21
R 4

R 5

R 6

R 7

R 8

R 9

R 10

R 11

R 26

R 27

R 28

R 29

R 30

R 31

R 32

R 33

R 34

R 35

R 36

R 37

R 38

Resistor, 12 K, 1/4 W,

2% or 5%

Resistor, 22 K, 1/4 W,

21 or 5%

Resistor, 1000 ohms,

1/4 W, 2% or 5%

Resistor, 4.7 K, 1/4 W,

2% or 5%

Resistor, 4.7 K, 1/4 W,

2% or 5%

Resistor, 24 K, 1/4 W,

2% or 5%

Resistor, 7.5 K, 1/4 W,

2% or 5%

Resistor, 7.5 K, 1/4 W,

2% or 5%

Resistor, 100 K, 1/4 W,

2% or 5%

Resistor, 1 M, 1/4 W,

2% or 5%

Potentiometer, multiturn,

10 K

Resistor, 10 K, 1/4 W,

2% or 5%

Resistor, 12 K, 1/4 W,

2% or 5%

Potentiometer, multiturn,

10 K

Resistor, 4.7 K, 1/4 W,

2% or 5%

Resistor, 4.3 K, 1/4 W,

2% or 5%

Resistor, 47 K, 1/4 W,

2% or 5%

Resistor, 47 ohms, 1/4 W,

2% or 5%

Resistor, 15 K, 1/4 W, 2% or 5%

Resistor, 150 K, 1/4 W,

2% or 5%

Potentiometer, multiturn,

10K

22

Dale

Dale

1680

1680

Dale 1680
R 39 Resistor, 10 K, 1/4 W,

2% or 5%

R 40 Resistor, 5.6 K, 1/4 W,

2% or 5%

R 41 Potentiometer, multiturn,

10 K

R 42 Resistor, 24 K, 1/4 W,

2% or 5%

R 43 Resistor, 4.3 K, 1/4 W,

2% or 5%

R 44 Resistor, 47 K, 1/4 W,

2% or 5%

R 45 Resistor, 47 ohms, 1/4 W,

2% or 5%

R 46 Resistor, 15 ohms, 1/4 W,

2% or 5%

R 47 Resistor, 330 ohms, 1/4 W,

2% or 5%

R 48 Resistor, 1000 ohms, 1/4 W,

2% or 5%

U 1 Integrated Circuit, CMOS,

4X2N0R RCA CD 4001 AE

U 2 Integrated Circuit, CMOS,

2X D FF RCA CD 4013 AE

U 3 & U 4 Integrated Circuit, CMOS,

4X FF RCA CD 4018 AE

23
4.6.2 S2001 CARD

4.6.2.1 CONSTRUCTION

This card (figure 15) contains 11 dual-inline

relays and 4 larger DPDT relays as well as a number of

resistors. The connectors PI and P2 are made up from

terminal posts pressed into the circuit board. The

posts protrude from the side of the board carrying the

SERIAL (the bottom) . They are pressed in from the top

and then soldered on the TOP side only. The mating

connector requires the pins to be "square" with the

connector, so be sure that they are aligned before

pressing each into place. All other components are mounted on the TOP side of the board and soldered on

the bottom side only.

The dual-inline relays are mounted in locations

marked Kl to K6, K12 to K16. Be sure to place the end

with the notch toward the little mark on the board next

to pin 1 of each relay. This is toward the edge of the

board with PI for K3 to K5 and K12 to K15. The others

are reversed.

The larger relays K7 to K10 are mounted with

their coil ends toward PI. The marking on the top of

these relays is unreliable. The coil terminals are

round, not square wire. Check with an ohmmeter to

confirm the pin connections. The resistors are mounted

in the identified locations.

24
4.6.2.2 PARTS LIST

Designator Description

S 2001 Circuit Card

CR 1 Diode, Signal, 1N3064

K 1 to K 6 Relay, SPST, NO, 10 mA

K 7 to K 10 Relay, DPDT, 140 ohms

K 11 Not Used

K 12 to K 16 Relay, SPST, NO, 10 mA

P 1

P 2

R 1

R 2

R 3

R 4

R 5

R 6

R 7

Connector

(21 ea)

Connector

(24 ea)

Resistor,

2% or 5%

Resistor

,

2% or 5%

Resistor

,

2% or 5%

Resistor

,

2% or 5%

Resistor

,

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Terminal Post

Terminal Post

47 K, 1/4 W,

47 K, 1/4 W,

18 K, 1/4 W,

8.2 K, 1/4 W,

91 K, 1/4 W,

15 K, 1/4 W,

4.7 K, 1/4 W,

Manufacturer Part Number

Divelpro

GrigsbyBarton

Hathaway

GrigsbyBarton

GB 821A-4E

65627-4

GB 821A-4E

AMP, Inc. 85931-6

AMP, Inc. 85931-6

25
4.6.3 S3001 CARD

4.6.3.1 CONSTRUCTION

This card (figure 16) contains 14 dual-inline

relays and one larger DPDT relay in addition to a number

of resistors. All parts are mounted on the side of the

board carrying the SERIAL.

The dual-inline relays are mounted so that the

end with the notch is away from the board edge-connector.

In the case of K 1 and K 2, the notch is next to the

edge of the board. The DPDT relay K 15 is mounted with

the coil end away from the edge-connector. Unfortunately,

the top marking of this relay is unreliable. The coil

terminals are round, not rectangular, and should be

verified using an ohmmeter. The resistors should be

mounted in the identified locations. The lower or only

resistors should normally be the one nearest the associated relay.

Carefully solder all terminals on the bottom

of the board. All holes are plated-through, so soldering on the bottom is sufficient.

26
Designator

S 3001

K 1 to K 14

K 15

Rl a

Rl b

R2 a

R2 b

R3

R4

R5

R6 a

R6 b

R7 a

R7 b

R8

R9

RIO

Rll a

Rll b

4.6.3.2 PARTS LIST

Description

Circuit Board

Relay, SPST, NO, 10 mA

Relay, DPDT, 140 ohms

Resistor, 2.7 ohms, 1/2 W,

5% or 2%

Resistor, 12 ohms, 1/4 W,

5% or 2%

Resistor, 13 ohms, 1/4 W,

5% or 2%

Resistor, 13 ohms, 1/4 W.

5% or 2%

Resistor, 16 ohms, 1/4 W,

5% or 2%

Resistor, 33 ohms, 1/4 W,

5% or 2%

Resistor, 68 ohms, 1/4 W,

5% or 2%

Resistor, 150 ohms, 1/4 W,

5% or 2%

Resistor, 1.8 K, 1/4 W,

5% or 2%

Resistor, 300 ohms, 1/4 W,

5% or 2%

Resistor, 4.3 K, 1/4 W,

5% or 2%

Resistor, 560 ohms, 1/4 W,

5% or 2%

Resistor, 1.1 K, 1/4 W,

5% or 2%

Resistor, 2.2 K, 1/4 W,

5% or 2%

Resistor, 4.7 K, 1/4 W,

5% or 2%

Resistor, 110 K, 1/4 W,

5% or 2%

Manufacturer Part Number

Divelpro

GrigsbyBarton

Hathaway

GS 821A-4E

65627-4

27
R12 a Resistor, 18 K, 1/4 W

5% or 2%

R12 b Resistor, 18 K, 1/4 W

5% or 2%

R13 Resistor, 18 K, 1/4 W

5% or 2%

28
5. ADACS INTERFACE CHASSIS CONSTRUCTION

5.1 GAIN-TRACKING-PHASE CARD

5.1.1 CONSTRUCTION

This card uses TTL integrated circuits and the components

may be installed in any order. The circuitry of the card is

shown on figures 31 and 32.

29
5.1.2 PARTS LIST

Designator Quantity Description

Gain- 1 Circuit Card

TrackingPhase

Manufacturer Part Number

Divelpro

A, B and C

D, E, H

and J

F and G

M, N and S

Binary to 1 of 16

decoder, TTL levels

Triple 3-Input

Positive NAND

Gates, TTL

Quad 2 -Input

Positive NAND

Gates, TTL

Hex Inverter,

Open Collector,

TTL

Motorola MC 8311P

Texas

Instruments SN 7410N

Texas

Instruments SN 7400N

Texas

Instruments SN 7405N

K and P

Rl and R2

R3 and R4

CI, C2 and

C3

1 Hex Inverter,

Open Collector,

High Current, TTL

1 8-Input Positive

NAND Gate, TTL

2 One shot

2 Resistor, 1500

ohms 1/4 watt,

+2 percent, tin

oxide film

2 Resistor, 3900

ohms, 1/4 watt,

+2 percent, tin

oxide film

3 Capacitor, .001

microfarad, +10

percent

Texas

Instruments SN 7406N

Texas

Sprague

SN 7430N

Instruments

Fairchild F 9601

Pacer Filmite

30
5.2 BLANKING & INE CARD (S4001)

5.2.1 CONSTRUCTION

This card (figures 33 and 34) contains a wide variety

of components. Their locations are labeled on the bottom of

the board with one exception, R21, which is located between

the edge connector and R22. Be sure to observe the polarity

of the electrolytic capacitors and the diodes. There is a mark on the bottom of the board near pin 1 of all integrated

circuits. The components may be inserted in the board in any

order with the exception that Ul should not be installed until

all other components are installed and soldered. Be sure to

ground the soldering iron and circuit board ground terminal

before installing or changing Ul. This device is of MOS

construction (though it does have protective diodes) , so static

electricity could damage the device unless these precautions

are taken. (Once installed, circuit impedances offer sufficient

protection.

)

5.2.2 ADJUSTMENT

The circuit on this card for converting the Blanking

Pulses into an analog Percent Blanking voltage has both a zero setting and a full scale setting. The zero setting uses

a fixed resistor and the full scale setting uses an adjustable

pot

Remove the cable to J6, connect a coax cable from J7 to

the External input connector on the front panel of the Test

Unit, and set the Function switch of the Test Unit to External.

The voltage ind icated on the DVM (digital voltmeter) in the

Test Unit should be zero, plus or minus 50 millivolts. If not,

a new value for R17 is needed. Use a higher value of resistance if the voltage is negative.

With the cable to J6 still disconnected, connect a shorting cap to J6. The DVM voltage should be adjusted with

R18A on the card to give a reading of + 10.00 volts.

31
5.2.3 PARTS LIST

Designator Description

S 4001 Circuit Card

Manufacturer Part Number

AR 1

AR 2

C 1

C 2

C 3

C 4

C 5

C 6

C 7

C 8

CR 1 to CR 5

CR 6

CR 7 to CR 9

CR 10

CR 11

Q 1

Q 2

Q 3

Q 4

Q 5

Amplifier, Integrated

Circuit (8-pin DIP)

Amplifier, Integrated

Circuit (8-pin DIP)

Capacitor, 1 nF, 200 V,

10%

Capacitor, Tantalum

Electrolytic, 10 yF, 20V

Capacitor, dipped mica,

390 pF

Capacitor, Tantalum

Electrolytic, 47uF, 20V

Capacitor, Tantalum

Electrolytic, 47 yF, 20V

Capacitor, Tantalum

Electrolytic, 47 yF, 20V

Capacitor, InF, 200 V, 10%

Capacitor, InF, 200V, 10%

Diode, Signal, 1N3064

Diode, regulating, 7.5 V,

5%, 1N755A

Diode, Signal, 1N3064

Diode, Power, 1N4005

Diode, Signal, 1N3064

Transistor, PNP, Silicon,

2N2905 or 2N2907

Transistor, NPN, Silicon,

2N2222 or 2N2219

Transistor, FET, n Chan,

2N4092

Transistor, PNP, Silicon,

2N2905 or 2N2907

Transistor, NPN, Silicon,

2N2222 or 2N2219

Divelprp

Texas

Instruments

Texas

Instruments

Sprague

Sprague

Sprague

SN72741P

SN72741P

type 192P

CS13BE106M

CM05

CS13BE476M

CS13BE476M

CS13BE476M

type 192P

type 192P

32
Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

33 K, 1/4 W,

100 K, 1/4 W,

22 K, 1/4 W,

43 K, 1/4 W,

100 K, 1/4 W,

750 K, 1/4 W,

300 K, 1/4 W,

47K, 1/4 W,

47 ohms, 1/4 W,

47 K, 1/4 W,

75 K, 1/4 W,

100 K, 1/4 W,

3.3 K, 1/4 W,

Reistor, 130 K, 1/4 W,

2% or 5%

not used

Resistor, 200 K, 1/4 W,

2% or 5%

Resistor, chosen for zero output with pin X open

Resistor, 220 K, 1/4 W,

2% or 5%

Potentiometer, multiturn,

10 K

Resistor, 47 ohms, 1/4 W,

2% or 5%

Resistor, 110 K, 1/4 W,

2% or 5%

33
R 21

R 22

R 23

R 24

R 25

R 26

R 27

R 28

R 29

R 30

R 31

R 32

R 33

R 34

R 35

R 36

R 37

U 1

U 2

U 3

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

Resistor

2% or 5%

15 K, 1/4 W,

15 K, 1/4 W,

10 K, 1/4 W,

10 K, 1/4 W,

6.8 ohms, 1/2 W,

10 K, 1/4 W,

6.8 K, 1/4 W,

1000 ohms, 1/4 W,

5.6 K, 1/4 W,

6.8 K, 1/4 W,

6.8 K, 1/4 W,

6.8 K, 1/4 W,

6.8 K, 1/4 W,

1.8 K, 1/4 W,

100 K, 1/4 W,

680 ohms, 1/4 W,

430 ohms, 1/4 W,

Integrated ckt , CMOS,

6X BUF

Integrated ckt, TTL,

4X2NAND(PWR)

Integrated ckt, TTL,

4X LATCH

RCA

Sprague

CD 4010 AE

UHP408

Texas

Instruments SN7475N

34
Integrated ckt,

Magnitude Compare

Integrated ckt,

One-Shot MV

Assembly, Digitalto-Analog Converter

Texas

Instruments

Texas

Instruments

Datel DAC

SN74L85N

SN74L122N

198B or 298B

35
5.3 CHASSIS

5.3.1 CONSTRUCTION

The basic chassis for the ADACS unit is shown on figure

41. The front panel is drilled and engraved as shown on figure

42 and the back panel is drilled, cut-out and engraved as shown on figure 43. The floor of the unit is drilled and cutout as shown on figure 44.

The components on the front and back panels are installed

next, as shown on figure 45. Install the bulbs in the incandescent lamps and the fuse in the fuse holder. Check each of

the multi-pin cable connectors for a well-secured nut in the

center to hold the plug, as some have been delivered with a loose nut that later becomes a nuisance.

Connect all of the wires to the two power supplies with

the power supplies on the work bench positioned as they will

be in the chassis, except for the three output wires on the

plus and minus 15 volt power supply. (It is quite difficult

to tighten the screws to the terminal strip on the 5 volt power

supply when it is mounted in the chassis.) The wiring is

shown on figure 26 through 29.

Mount the power supplies using the correct spacers for

each supply, as shown on figure 46. Both power supplies use

3/4 inch long spacers, but one uses spacers with number 6 holes

for its 6-32 screws and the other uses number 8 holes for its

8-32 screws. It is easier to mount the supplies if the chassis

is placed on its side so that one's hand can go through the

rectangular ventilation hole to hold the spacers in place. Do

not tighten the screws until all screws have been started.

Put each of the card sockets in a bench vise and solder

the wires to each of the pins, observing the color code. (It

is much neater to make up the cable harnesses this way than

when the sockets are already mounted.) Use shrink tubing over

the pins. (1/8 inch is good.) Use excess length for the wires,

which will later be cut back to the appropriate length when the

sockets are mounted. It is more convenient to use cable ties

to group wires going to the connectors on the back panel.

Mount the card sockets, scraping off the anodizing

around where the ground lug will go, as a good ground is

desirable. Be sure to use a washer with teeth on this screw. Position the ground lug and the two terminal strips so as to

clear the socket pins. Install the two resistors and the

capacitor without soldering. Position them to clear the

mounting screws.

36
Dress each group of wires going from adjacent card

socket pins to a particular back panel connector for a neat,

equal length appearance and cut to appropriate length. There

is no need to seek minimum length, as there are no electrical

problems. Attach the crimp pins and insert into the appropriate slots of the connectors. The remaining wires may be cut

to length and soldered. Additional wires on the wiring diagram

that are not yet installed should be installed now. (For

example, J3 to J5 , Jl to front panel.) The a.c. power wiring

should be installed with shrink tubing over component contacts

to reduce the chance of accidental electrical shock.

The black ground wires should be installed with special

care, as it is important to make good electrical contact to

the ground lug with each and the space on the lug is rather

limited.

The coax from the BNC connectors should be soldered

very carefully, as the amount of heat needed to attach the

ground straps can easily melt the insulator and cause a short.

Use cable ties as needed.

Before turning on a.c. power, check out the a.c. power

path visually. Then test with a.c. power, but without the

cards. Check for the correct voltage at the card pins. Adjust

the d.c. level with the power supply adjustment pots, if

necessary. Check the operation of the MAINTENANCE and MANUAL

lamps with the toggle switches.

It is desirable to check out the wiring from the cards

to the back panel using an ohmmeter, as there are likely to be

some wiring errors.

Mount the cards in the chassis using the 1/2 inch

spacers to keep the ends of the cards off the bottom of the

chassis. (They also serve to keep the cards tight in the

sockets for a dependable connection.)

The ADACS unit is now ready to be tested with the

Test Unit.

37
5.3.2 PARTS LIST

Part No. Description

1 Divelpro DIV 472 Chassis with front and rear panels drilled and

silk-screened

1 Lambda LXD-3-152 +15 volt 400 mA power

supply

1 Lambda LXS-A-5-0V 5-volt 4 -amp power

supply

1 J-B-T ST22N Toggle switch (for rear

panel)

2 Microswitch 23AT11 Toggle switches (for rear panel)

1 Drake Postlite 105-025 Neon lamp assembly

(Power On)

3 Dialco 184-9830-1871-604-

Red

Lamp assembly (other

front panel lamps)

3 G.E. 328 Bulb T-l-3/4 6-volt

0.2-amp. •

1 Amphenol 160-5-N Flush motor plug (AC

power)

5 Amphenol 31-221 BNC connectors

1 Amphenol 126-010 5-pin socket (J4)

2 Amphenol 225-22221-101 44-pin card socket

1 Belden 17461 Extension cord

4 Herman H. Smith 1476 Angles

3 Herman H. Smith 2112 Spacers 1/2" high,

hole for No. 6 screw

4 Herman H. Smith 2113 Spacers 3/4" high,

hole for No. 6 screw

4 Herman H. Smith 2118 Spacers 3/4" high,

hole for No. 8 screw

38
Quantity Manufacturer Part No. Description

1 Elco 00-8016-056-000-001 Connector, 56-pin (Jl)

3 Elco 00-8016-020-000-707 Connector, 20-pin (J2,

J3 & J5)

72 Elco 60-8017-0313 Contacts for connector

1 Sprague Pacer Filmite .47 uF capacitor

1 27 ohm 2 percent 1/2

watt resistor

1 3300 ohm 2 percent 1/2

watt resistor

1 Vernitron 14301 feed through lug from

terminal used as ground

lug for ADACS

1 Littlefuse 342012A 3 AG fuse extractor post

1 Littlefuse 313.500 1/2 ampere slow blow

3AG fuse

2 H. H. Smith 863 tie down terminal, 2

terminals

39
Quantity Thread Description

12 2-56 5/8 inch long fillister head brass machine screw

12 2 washer, cadmium plated steel, internal teeth

12 2-56 brass hexagon nut

4 4-•40 1/2 inch long fillister head brass machine screw

4 4-•40 1/2 inch long round head brass machine screw

4 4 washer, cadmium plated steel, round flat

8 4 washer, cadmium plated steel, internal teeth

8 4-40 brass hexagon nut

7 6-•32 one inch long flat head brass machine screw

4 6-•32 3/8 inch long flat head brass machine screw

3 6 washer, cadmium plated steel, round flat

7 6 washer, cadmium plated steel, internal teeth

7 6-•32 brass hexagon nut

4 8-32 one inch long flat head brass machine screw

40
6. COMPUTER INTERFACE SPECIFICATIONS

The interface between the computer and the ADACS/receiver has the

following characteristics:

6.1 ANALOG LINES TO THE COMPUTER:

Receiver J26 (Phase), BNC connector, 0 to + 10 volts into

at least 10,000 ohms.

Receiver J31 (Amplitude), BNC connector, 0 to +47.816 volts Into

at least 10,000 ohms.

ADACS J7 (Percent Blanked), BNC connector, 0 to +10. volts

into at least 10,000 ohms.

6.2 ANALOG LINES FROM THE COMPUTER:

None.

6.3 DIGITAL LINES TO THE COMPUTER (TTL LEVELS):

ADACS J5 (Frequency and Cardioid bits, etc.). ELCO connector

number 00-8016-020-000-707. Pin assignments are on figure 29.

Each line will sink 4.8 milliamperes (3 TTL inputs). Pull-up

resistors are required for bit lines.

ADACS J9 (Interrupt), one per computer system, BNC connector.

Pulled to ground for about 2 microseconds by an ADACS/receiver

when its status changes. This output is pulled up in ADACS and

will drive at least 1 TTL input.

6.4 DIGITAL LINES FROM THE COMPUTER (TTL LEVELS):

ADACS J2 (Gain, Tracking, Phase and Blanking bits). ELCO

connector number 00-8016-020-000-707. Pin assignments are on

figures 27 and 28. Each bit must be able to sink at least 10.

milliamperes (6 TTL inputs). The control word must always be

present, since it is used directly without latching. One positive

pulse of 10 to 150 microseconds duration must occur just after

each time the control word is updated.

41
7. INSTALLATION

The Receiver and its ADACS unit should be mounted adjacent to each

other in a 19-inch equipment rack. The receiver occupies 7 inches of

panel space and the ADACS occupies 5-1/4 inches It is suggested that

a blank panel of 1-3/4 inch be placed between the Receiver and ADACS

and Sso

P

on the other side of the Receiver to allow cooling axr passage.

Following these suggestions, the total panel space occupied by one Receiving Subsystem is 15-3/4 inches.

Certain commercial equipment and materials are identified in this paper

in order to adequately specify the components used. In no case does

such identification imply recommendation or endorsement by the National

Bureau of Standards, nor does it imply that the material or equipment

identified is necessarily the best available for the purpose.

42
o

z Z

111 iu «

t- UJ <* 2 w J o

•! I

w

J

E

K

I

i

i

m

I

!

fc

0 3 uj °- *

2 « u 1L 3

•

V

zu i

m

i i

u

X

I

0

z

z0

>

|

z

i «i *i J

fc $ fl i 3 a 2

. , , , o

jg

: «t

w

«

3<

J0

z

M

ft!! 3

° 2 2

2

a:a

y

fc£

i<

t

0

i

1

0

i

ti

a

3

»0

m

2

i

•

0

1

t

i

<X0

k

5u

h

i

-4 < V.

UJ ^ (ff) —

- .<->«_>-

1- O a. K 2

X0

TIONAL

MM

WASHING' «

p

£

Si

*

X

| 8 ! u „

• o 8 9 #

t

I

I

0u

3

s S

i

-

i- »- <

-

I O 1 2 3 O Q vO — O >j UJ 1-

| 0 j

X 1 «

' :j ; o * *s

m

1 z£

<

z3 <

z 1/1 J

w II

E

MJJ S s

i0a

z 1*

c0

fc

0

s

5 5

u < W K 0 k.

0

< i >

i »3' '•Si ye i

iJS

1

s,

10.


< O I Z

u. <
Q

Z

2 °

l

s 5 ft

O ° SO J

U < 0

Ul c z

0 u. <

a o *

—i ei

5oS

2 a I

<£. Q

Z> <£ a.

!

(0

I

S 2;' a. c£ '/T t- 3 > 2 T< >" ^

(H. ct 2 ^/
is

r*\

—

<*

U

O

O PI ; oh i P 1

T 3- is

.uio h

3" O

o —

m <

M

s

s2*

3 z

4*?

2 m _a.

a-i a.

P (0 Afl L

m i-

^ uj uJ '

I4i Vll/l

j

-Id

Mu c 1 SI I - E - 3

1 !

-0 |_

! 2 pa lu p

UJ od 3 6

; z

©

a; ri Ul o

2

ho

ul

</)

»/) z A O

3 z >

l- <£ o

u

'3'

in

HIlO

\j «fl

tt a

fit ul3:

P\

c£ p

v>

VI <Ca <£

/;

tt£ o 111 t- a:

I Pi in

pa id 7 <* 00 UJ

28

3 S j

8 5

(A 1 *

< 2 «> X H 1

u < o

Id K Z

a u. <

H"

o o o o

0 I aA I

J. ^ ^ a ^ ^ y. ^.

r- v= £ o ?i a No
1 i * U J u < o

U E Z

0 ta. <

(4

O

' J o

—I *-*

a. »m p J

(— at

po CO ct <c <c <£ < <£ < a: <£ c rs IP o O >J Oa >- p« o

fS nO •J) in Lfi 1/) P P p o p P P P e

<£

<£ i

SO* < < <L d

<t o o r- rn a V So lA ,3 0 D« Do

in 5 r*4 Ln 1/1 P Pi ° ft ft P P P o 3" tr> b° cr T

2 2
<

<r >

HI 0 A

UJ< o III

til ?

*/) a£ Ul Ul

(/I a.

it-> O ul

Zl

h a:

*J

QCo *n Ul t- s a

0F < S _j u o 2 <Y

klI

Uj t- Ul 2o pa

is

u- 2 « I

in -I < < * zS

c=cs

if i >u

a: 1 S 5 1 * < 2 « 5 H U - 0 -J O < 13 at: 0 IL <

"J"

h-UJ

a.0O < >

9o

i/l P J
Ul

t- <

ui

.1H

N

-J

CI Z o Ul <t csl P

<

o z o N u. pi H <f v~ oO

<£ O

u. ul<

O

a

-

<£ \"

Q£ p> to O ul o Of

V- 3" 1

u

UJJ

(=1 u J* u- o

UJ

1/1

u.u.o 5 LL. ocp 0

o t-

<£&

~ at0

ftz

<t

oco

O

2 g

<£ u z

i-0 3

m

:3- 0 a

fl_ '

UJ

a.(^)©(V©©©@@@©

0 € © (j ©

a.

3-

<9 °

si

(A Zo

<z I/)

Si 3

1 * i 2

i h I i O J

U < 19 u r z

a E <

2aisu. —

1- £|

, vvV/_ • —

H

,\AV •* V^* 1>

0N

3 W

of 0


is

Q O

l/l - d * * *i U

O O c« £>° t>0

4 irt < (*

Q~ ZjL Ot Q'J

uJ ri C" 00 o V)z

-J> m

<EtUl

14 < CO a: m 4

oJ c

1 zr in

u. at a:

ffi <

p -

SIn s 5 h31

0

*! z < 3 - i i- u. :u J

u < o U K Z

Q k <

2

c LaaM—

(

3

(Tiffs:

-©

r—k>—

1

-l—WT! -i-

-da•—Tim—i

i t—J—ruins

4—wrtj- k 0HOi—I—>nmr—1

1 > 4 OfgCTT-

-i-^TOsr—i0H3',HS W

§Tto7\ s -i1H ;\riTa n'V^0

^5

-ft/)!

i j.«t3s N've

-0

-0

Oven/ woyj

U ^5
4R

6 Qis

OO

So. ololo

pq uJ

PiuJ Z UJ o

i i C

BE o

z

To

L'J

a 5 r

Si 3

o •> <

1 *

j

1

)

* 2

s

Sio'z — —sio'z

O I
r4

a § => cr P § •* 2 S o2 a eC ir
is

O

(A

*° ^ i — O r-g £ 5 # 4 *

UJ>u

a: o c £ S >O

uJz
K rs IS

f! :r c l/l Z o

t-= u.

O« o z

rr z 0 C < (N 111 a Ql ii J< H3i z E 0

tft zu

X

X

o~

rs

t*> z Z0 s5 ua<juz o

lb * 0 u 3 d. < z 5oN

u

fL

>- z1< az0 0 B0aZi« t00K

a. i > u D ft • X I p

Uj>

UJ

rE

OF

OR' uSz 0z

TIONAL

BU

WASHINi oo

<M

ii

ii

JI 3 5 § 5

+i -h +1 ii1

THIS

T

ISSUED <0s z z

UJ

UJOC

wo i z S < E (0

<n z <2 r/i 3< ziL |

ORIGIN.

>-

111 <z

-JCO

<tu

J

N

O « h ] i o J i 3>5 3 is K0 a02 u < u or O IL Z< s

DOI LCI A

°

is

Os uJ

MK sziu Z 5

EAU

OF

STAND

TON. DC

20234 <U

ffl

X 01 i X

X ! U7I

inZ0n> oz5 K<J0z

Ul

inUd

cto U

Q.> Z410 0z0

4. oI ea22« i00KL

ft<

-i z0

ae

b

a.0 z

TIONAL

Bl

WASHir QJ

z>U

uJ 3 i z £ - 1 s § 8 5

+i « £i9I

THIS

T

ISSUE!

Q I!2 ** 11H

(a

«j z B 3s z£L |

ORIGIN. <z

-1U i S 1 ii3

LUJ 0X i 6z 0 - z & u K0

IL

Q0s 5 5 s u < U E Q U. z< s >5

*!z j<:

w

u < ft

vJ

uJ

X2 2 !

UJ

-J a: i

CD ;0 OS #

S35 S

2N #
i I

2 u

I fib?

so

J

<cJ

UJ

"J

-Jpa CO

A Ui u

l5 CD

< as ' J

, {j -Ll

J5Z<

I

*

0-

N - o i i/i t ev r< - o! (

5 Z.|Q-<s4. IP) I- 5 d!> X

p i c

Z <£ 2 [ £

_j £ 2 a at

P3 .x

is

3 z SI

s

1 u .

a:

i

v-9 OQ o-

,«ti

c* a. go

HvJL-

! 5

I ^

0

I M

+ P

r:

4

si X x £
IS

1

pi

; 8

I 'I

! 0 „

! K U

: u -i

i < O

I c z

I U. <

0£' a: a; o >

UJ o

\ 2 2 - i

6 <3> <g

* a:

\
<z

o C u 3 °: 2 ?

iK b 3 S « x

10 -1 < < 5

z

to

©0©P>aA

a:=t

>J

o

oC

Lu

1=1 23O£

t- uj X

V- 3 X

. NZs

OJ

5

CO

rJ

2

Da

zL3

Ji' Siz

^3
5- tft J

~) rxj «4 °4 »< o<

r| l4 M I" T I mJ g r- I~ ^ iC - - ni rJr' p-i ro

2 = <J - J - O - O - O.j co o u - o O o a o a o c o — - CCOOOOOOOoC

o -

o o o o coo

O O A

- o - o 5 £

H m 3- LP ^0 P~ fc" O - n H r*

0 O O O O

o o c

J vJ \j) vS

«^ «4 °d «4 - rj m r Ifl _ ~ r

o - o — 0 — o - cooo--—- oooooooo

ft4

I

j I I « «

jl'ii

8 E «




o

O • — G

r- O

- o

i- o

a

h0 o— - a

:< N

2

Lj 2 I

- o o -o

O - O -

o o - -

o 0 o o

o o o O

o o o o

o - o - o o

o o o o

o o o o

O - o -

o o o o o o

o o O o

o - o

ooo o o o

3

o -


s

<

I

%K

I

i

1

< 1 0

h0

<0 2

ji -

>IMO I0

z "

!

ul>O

o

©(£)(*)

H t2 ?

3 £

£

O

H

+1

If I 1X

a. *

I

*

UJ "0

I!

i"

§ii

^ i-

; 2 : 2

^ N o

rj - o

+ +•

• J p

at

0-

<£

f-Ul2

or - C s - 3 j ^ u to p

i Onoc r.i o

© © 0 © © © © © © ©

I I

is

a!

! 2 »

! t- U

: U ->

i < o

I K Z

i k. <

3" z0

C£

UJ u. O

vO li. <

<

5"

Si

a:o

u.

Q -

1/1 2<

UJJO

~X

Pi z. D 2 O UJ 2. oc °~

ALL

A

V) z UJI iJ

UJ h-

<t

A 2O -j O _i J.

!8

a%az

ft* 3< o U 1 1 

3 I 0 » 1 z < 2 i z R 1 i o . u < i x -
< 5 i —I h" < S -

Is

2!PL

13

T<3

Az 3 —

i||1 -

->

EL

C5 $ I*2 5

5- 0 3 -1 oto

VJ 0

«I

U

tJ 5 "J op» o oo o r1 r< o O a/ o vj o

tj» ul2

v> Z b

C

O o % o o z c u

_j a.

>J ul o u
• X

-> P

o .

ft 5?

J 3

il

« * 5

' ! «h

,0 ,

"" *«

! | «! i <! J ^ j „

i r 0

ae IF V

a

z

* 1 9 o

tC

+ 5 ADJUST "\ i

5^13»9? <IV3H -LVIJ TS.-9 f3N0T„l

i"*3l)PS 5* HJIM SKSOtfJS H-"DIH A/£ NO CSlNroW

J'viBa^S M3H 1V")J T-t-% „|

2 5
fosm NBS-114A (1-71) U.S. DEPT. OF COMM. BIBLIOGRAPHIC DATA

SHEET

1. PUBLICATION OR REPORT NO.

NBSIR 73-227

2. Gov't Accession No.

3. Recipient's Accession No.

^« 111 Lfc AINU oU Dill Lt FIELD SERVICE TEST MODEL: COMPUTER-CONTROLLED U SYSTEM

MANUAL FOR RECEIVER AND ADACS INTERFACE CHASSIS

5. Publication Date December 11, 1973

6t Performing Or§«in,iZEttion Code

650.01

7. author(s) R. J. Carpenter, K. M. Gray, D. S. Grubb and

L. J. Palombo

8, Performing Organization

NBSIR 73-227

9. PERFORMING ORGANIZATION NAME AND ADDRESS

NATIONAL BUREAU OF STANDARDS

DEPARTMENT OF COMMERCE

WASHINGTON, D.C. 25234

10. Project/Task/Work Unit No. ODUDHLJ

11. Contract/Grant No. AFTAC T/2301/U/NBS

12. Sponsoring Organization Name and Address Department of the Air Force

HQ USAF (AFTAC/TAP)

Patrick A. F.B. , Florida 32925

13. Type of Report & Period

Covered

Instruction Manual

14. Sponsoring Agency Code

15. SUPPLEMENTARY NOTES

16. ABSTRACT (A 200-word or less factual summary of most significant information. If document includes a significant

bibliography or literature survey, mention it here.) The Field Service Test Model uses a computer to control the operation of from

1 to 15 EECO 881 receivers for unattended operation. Each receiver is connected

to the computer by an ADACS Interface Chassis, which provides the necessary decoding and conversion for communication between the receiver and the computer.

This manual describes the overall operation of the system, modifications needed

for the receivers, and construction of the ADACS Interface Chassis.

17. KEY WORDS (Alphabetical order, separated by semicolons)

Computer-control; radio receiver; U system

18. AVAILABILITY STATEMENT

I | UNLIMITED.

3 F °R OFFICIAL DISTRIBUTION. DO NOT RELEASE

TO NTIS.

19. SECURITY CLASS

(THIS REPORT)

UNCL ASSIFIED

20. SECURITY CLASS

(THIS PAGE)

UNCLASSIFIED

21. NO. OF PAGES

22. Price

USCCMM-DC 66244-P71