아래 내용을 한글로 설명해주세요.

13
[46] Z. Lu, S. Rallapalli, K. Chan, and T. La Porta, “Modeling the resource
requirements of convolutional neural networks on mobile
devices,” in Proc. ACM Int. Conf. Multimedia, 2017, pp. 1663–1671.
[47] C. Zhang, G. Sun, Z. Fang, P. Zhou, P. Pan, and J. Cong, “Caffeine:
Towards uniformed representation and acceleration for deep
convolutional neural networks,” in Proc. IEEE/ACM Int. Conf.
Computer-Aided Design, Nov. 2016, pp. 1–8.
[48] S. Han, H. Mao, and W. J. Dally, “Deep compression: Compressing
deep neural networks with pruning, trained quantization and
Huffman coding,” arXiv preprint arXiv:1510.00149, 2015.
[49] S. Han, J. Pool, J. Tran, and W. J. Dally, “Learning both weights
and connections for efficient neural networks,” in Proc. Int. Conf.
Neural Information Processing Syst., 2015, pp. 1135–1143.
[50] R. W. Vuduc, “Automatic performance tuning of sparse matrix
kernels,” Ph.D. dissertation, University of California, Berkeley,
2003.
[51] C. Lee, Y. Shao, J.-F. Zhang, A. Parashar, J. Emer, S. Keckler, and
Z. Zhang, “Stitch-X: An accelerator architecture for exploiting
unstructured sparsity in deep neural networks,” in Proc. SysML
Conference, 2018.
[52] W. W. L. Fung, I. Sham, G. Yuan, and T. M. Aamodt, “Dynamic
warp formation and scheduling for efficient GPU control flow,”
in Proc. IEEE/ACM Int. Symp. Microarchitecture, Dec. 2007, pp.
407–420.
[53] W. W. L. Fung and T. M. Aamodt, “Thread block compaction
for efficient SIMT control flow,” in Proc. IEEE Int. Symp. High
Performance Computer Architecture, Feb. 2011, pp. 25–36.
[54] V. Narasiman, M. Shebanow, C. J. Lee, R. Miftakhutdinov,
O. Mutlu, and Y. N. Patt, “Improving GPU performance via large
warps and two-level warp scheduling,” in Proc. IEEE/ACM Int.
Symp. Microarchitecture, Dec. 2011, pp. 308–317.
[55] Y. Lee, R. Krashinsky, V. Grover, S. W. Keckler, and K. Asanovi´c,
“Convergence and scalarization for data-parallel architectures,”
in Proc. IEEE/ACM Int. Symp. Code Generation Optimization, Feb.
2013, pp. 1–11.
[56] X. Zhou, Z. Du, Q. Guo, S. Liu, C. Liu, C. Wang, X. Zhou,
L. Li, T. Chen, and Y. Chen, “Cambricon-S: Addressing irregularity
in sparse neural networks through a cooperative software/
hardware approach,” in Proc. IEEE/ACM Int. Symp. Microarchitecture,
Oct. 2018, pp. 15–28.
[57] P. Judd, J. Albericio, T. Hetherington, T. M. Aamodt, and
A. Moshovos, “Stripes: Bit-serial deep neural network computing,”
in Proc. IEEE/ACM Int. Symp. Microarchitecture, Oct. 2016,
pp. 1–12.
[58] J. Albericio, A. Delm´as, P. Judd, S. Sharify, G. O’Leary, R. Genov,
and A. Moshovos, “Bit-pragmatic deep neural network computing,”
in Proc. IEEE/ACM Int. Symp. Microarchitecture, Oct. 2017,
pp. 382–394.
[59] N. Strom, “Scalable distributed DNN training using commodity
GPU cloud computing,” in Proc. Conf. Int. Speech Communication
Association, Sep. 2015.
[60] S.-X. Zou, C.-Y. Chen, J.-L. Wu, C.-N. Chou, C.-C. Tsao, K.-C.
Tung, T.-W. Lin, C.-L. Sung, and E. Y. Chang, “Distributed training
large-scale deep architectures,” in Proc. Int. Conf. Advanced
Data Mining Applications, Oct. 2017, pp. 18–32.
[61] V. Campos, F. Sastre, M. Yag ¨ ues, M. Bellver, X. Gir´ o-i Nieto, and
J. Torres, “Distributed training strategies for a computer vision
deep learning algorithm on a distributed GPU cluster,” Procedia
Computer Science, vol. 108, pp. 315–324, May 2017.
[62] X. Jia, S. Song, W. He, Y. Wang, H. Rong, F. Zhou, L. Xie,
Z. Guo, Y. Yang, L. Yu, T. Chen, G. Hu, S. Shi, and X. Chu,
“Highly scalable deep learning training system with mixedprecision:
Training Imagenet in four minutes,” arXiv preprint
arXiv:1807.11205, July 2018.
[63] P. Micikevicius, S. Narang, J. Alben, G. Diamos, E. Elsen, D. Garcia,
B. Ginsburg, M. Houston, O. Kuchaiev, G. Venkatesh, and
H. Wu, “Mixed precision training,” in Proc. Int. Conf. Learning
Representations, May 2018.
[64] S. Hochreiter, “The vanishing gradient problem during learning
recurrent neural nets and problem solutions,” Int. Journal Uncertainty,
Fuzziness Knowledge-Based Syst., vol. 6, no. 2, pp. 107–116,
Apr. 1998.
[65] D. Williamson, “Dynamically scaled fixed point arithmetic,” in
Proc. IEEE Pacific Rim Conf. Communications, Computers Signal
Processing, May 1991, pp. 315–318 vol.1.
[66] M. Courbariaux, Y. Bengio, and J.-P. David, “Training deep neural
networks with low precision multiplications,” in Proc. Int. Conf.
Learning Representations, May 2015.
[67] D. Das, N. Mellempudi, D. Mudigere, D. Kalamkar, S. Avancha,
K. Banerjee, S. Sridharan, K. Vaidyanathan, B. Kaul, E. Georganas,
A. Heinecke, P. Dubey, J. Corbal, N. Shustrov, R. Dubtsov,
E. Fomenko, and V. Pirogov, “Mixed precision training of convolutional
neural networks using integer operations,” in Proc. Int.
Conf. Learning Representations, May 2018.
[68] AMD. (2015) High Bandwidth Memory. [Online]. Available:
https://www:amd:com/en/technologies/hbm
[69] Y. Yu and N. K. Jha, “Energy-efficient monolithic threedimensional
on-chip memory architectures,” IEEE Trans. Nanotechnology,
vol. 17, no. 4, pp. 620–633, July 2018.
[70] ——, “A monolithic 3D hybrid architecture for energy-efficient
computation,” IEEE Trans. Multi-Scale Computing Syst., vol. 4,
no. 4, pp. 533–547, Oct. 2018.
[71] S. Sheu, P. Chiang, W. Lin, H. Lee, P. Chen, Y. Chen, T. Wu, F. T.
Chen, K. Su, M. Kao, K. Cheng, and M. Tsai, “A 5ns fast write
multi-level non-volatile 1 K bits RRAM memory with advance
write scheme,” in Proc. Symp VLSI Circuits, June 2009, pp. 82–83.
[72] Techinsights. (2013, May) Technology roadmap of DRAM
for three major manufacturers: Samsung, SK-Hynix and
Micron. [Online]. Available: https://www:techinsights:com/
uploadedFiles/Public Website/Content - Primary/Marketing/
2013/DRAM Roadmap/Report/TechInsights-DRAMROADMAP-
052013-LONG-version:pdf
[73] Crossbar. (2016) The crossbar RRAM advantage. [Online].
Available: http://www:crossbar-inc:com/technology/
rram-advantages/
[74] P. Batude, B. Sklenard, C. Fenouillet-Beranger, B. Previtali,
C. Tabone, O. Rozeau, O. Billoint, O. Turkyilmaz, H. Sarhan,
S. Thuries, G. Cibrario, L. Brunet, F. Deprat, J. Michallet, F. Clermidy,
and M. Vinet, “3D sequential integration opportunities
and technology optimization,” in Proc. IEEE Int. Interconnect
Technology Conf., May 2014, pp. 373–376.
[75] S. Ioffe and C. Szegedy, “Batch normalization: Accelerating deep
network training by reducing internal covariate shift,” in Proc.
Int. Conf. Machine Learning, July 2015, pp. 448–456.
[76] Synopsys. (2018) Design Compiler. [Online].
Available: https://www:synopsys:com/support/training/rtlsynthesis/
design-compiler-rtl-synthesis:html
[77] A. Guler and N. K. Jha, “Hybrid monolithic 3-D IC floorplanner,”
IEEE Trans. Very Large Scale Integration Syst., vol. 26, no. 10, pp.
1868–1880, Oct. 2018.
[78] J. A. Roy, D. A. Papa, S. N. Adya, H. H. Chan, A. N. Ng, J. F. Lu,
and I. L. Markov, “Capo: Robust and scalable open-source mincut
floorplacer,” in Proc. Int. Symp. Physical design, Apr. 2005, pp.
224–226.
[79] A. Shafaei, Y. Wang, X. Lin, and M. Pedram, “FinCACTI: Architectural
analysis and modeling of caches with deeply-scaled
FinFET devices,” in Proc. IEEE Computer Society Annual Symp.
VLSI, July 2014, pp. 290–295.
[80] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi,
“CACTI 6.0: A tool to model large caches,” HP Laboratories, pp.
22–31, 2009.
[81] X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, “NVSim: A circuit-level
performance, energy, and area model for emerging nonvolatile
memory,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.,
vol. 31, no. 7, pp. 994–1007, July 2012.
[82] M. Poremba, T. Zhang, and Y. Xie, “NVMain 2.0: A user-friendly
memory simulator to model (non-)volatile memory systems,”
IEEE Comput. Archit. Lett., vol. 14, no. 2, pp. 140–143, July 2015.
[83] M. Abadi, P. Barham, J. Chen, Z. Chen, A. Davis, J. Dean,
M. Devin, S. Ghemawat, G. Irving, M. Isard, M. Kudlur, J. Levenberg,
R. Monga, S. Moore, D. G. Murray, B. Steiner, P. Tucker,
V. Vasudevan, P. Warden, M. Wicke, Y. Yu, and X. Zheng, “Tensorflow:
A system for large-scale machine learning,” in Proc.
USENIX Symp Operating Syst. Design Implementation, 2016, pp.
265–283.
[84] Y. Yu, Y. Li, S. Che, N. K. Jha, and W. Zhang, “Software-defined
design space exploration for an efficient AI accelerator architecture,”
arXiv preprint arXiv:1903.07676, 2019.
[85] C. Szegedy, S. Ioffe, V. Vanhoucke, and A. A. Alemi, “Inceptionv4,
Inception-Resnet and the impact of residual connections on
learning,” in Proc. AAAI Conf. Artificial Intelligence, Feb. 2017.
[86] C. Szegedy, V. Vanhoucke, S. Ioffe, J. Shlens, and Z. Wojna,
“Rethinking the Inception architecture for computer vision,” in