; LLVM IR from lichen-community-systems/signaletic :: hosts/daisy/vendor/libDaisy/Drivers/STM32H7xx_HAL_Driver/Src (MCOConfig)

; Unoptimized IR (clang -disable-llvm-passes):
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.GPIO_InitTypeDef = type { i32, i32, i32, i32, i32 }
%struct.RCC_TypeDef = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [9 x i32], i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [4 x i32] }

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #0

; Function Attrs: nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #0

; Function Attrs: nounwind uwtable
define dso_local void @HAL_RCC_MCOConfig(i32 noundef %0, i32 noundef %1, i32 noundef %2) #1 {
  %4 = alloca i32, align 4
  %5 = alloca i32, align 4
  %6 = alloca i32, align 4
  %7 = alloca %struct.GPIO_InitTypeDef, align 4
  %8 = alloca i32, align 4
  %9 = alloca i32, align 4
  store i32 %0, ptr %4, align 4, !tbaa !5
  store i32 %1, ptr %5, align 4, !tbaa !5
  store i32 %2, ptr %6, align 4, !tbaa !5
  call void @llvm.lifetime.start.p0(i64 20, ptr %7) #3
  %10 = load i32, ptr %4, align 4, !tbaa !5
  %11 = icmp eq i32 %10, 0
  br i1 %11, label %12, label %39

12:                                               ; preds = %3
  br label %13

13:                                               ; preds = %12
  call void @llvm.lifetime.start.p0(i64 4, ptr %8) #3
  %14 = load volatile i32, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 48), align 4, !tbaa !9
  %15 = zext i32 %14 to i64
  %16 = or i64 %15, 1
  %17 = trunc i64 %16 to i32
  store volatile i32 %17, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 48), align 4, !tbaa !9
  %18 = load volatile i32, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 48), align 4, !tbaa !9
  %19 = zext i32 %18 to i64
  %20 = and i64 %19, 1
  %21 = trunc i64 %20 to i32
  store volatile i32 %21, ptr %8, align 4, !tbaa !5
  %22 = load volatile i32, ptr %8, align 4, !tbaa !5
  call void @llvm.lifetime.end.p0(i64 4, ptr %8) #3
  br label %23

23:                                               ; preds = %13
  br label %24

24:                                               ; preds = %23
  %25 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 0
  store i32 256, ptr %25, align 4, !tbaa !11
  %26 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 1
  store i32 2, ptr %26, align 4, !tbaa !13
  %27 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 3
  store i32 3, ptr %27, align 4, !tbaa !14
  %28 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 2
  store i32 0, ptr %28, align 4, !tbaa !15
  %29 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 4
  store i32 0, ptr %29, align 4, !tbaa !16
  call void @HAL_GPIO_Init(ptr noundef inttoptr (i64 1476526080 to ptr), ptr noundef %7)
  %30 = load volatile i32, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 4), align 4, !tbaa !17
  %31 = zext i32 %30 to i64
  %32 = and i64 %31, -33292289
  %33 = load i32, ptr %5, align 4, !tbaa !5
  %34 = load i32, ptr %6, align 4, !tbaa !5
  %35 = or i32 %33, %34
  %36 = zext i32 %35 to i64
  %37 = or i64 %32, %36
  %38 = trunc i64 %37 to i32
  store volatile i32 %38, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 4), align 4, !tbaa !17
  br label %67

39:                                               ; preds = %3
  br label %40

40:                                               ; preds = %39
  call void @llvm.lifetime.start.p0(i64 4, ptr %9) #3
  %41 = load volatile i32, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 48), align 4, !tbaa !9
  %42 = zext i32 %41 to i64
  %43 = or i64 %42, 4
  %44 = trunc i64 %43 to i32
  store volatile i32 %44, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 48), align 4, !tbaa !9
  %45 = load volatile i32, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 48), align 4, !tbaa !9
  %46 = zext i32 %45 to i64
  %47 = and i64 %46, 4
  %48 = trunc i64 %47 to i32
  store volatile i32 %48, ptr %9, align 4, !tbaa !5
  %49 = load volatile i32, ptr %9, align 4, !tbaa !5
  call void @llvm.lifetime.end.p0(i64 4, ptr %9) #3
  br label %50

50:                                               ; preds = %40
  br label %51

51:                                               ; preds = %50
  %52 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 0
  store i32 512, ptr %52, align 4, !tbaa !11
  %53 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 1
  store i32 2, ptr %53, align 4, !tbaa !13
  %54 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 3
  store i32 3, ptr %54, align 4, !tbaa !14
  %55 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 2
  store i32 0, ptr %55, align 4, !tbaa !15
  %56 = getelementptr inbounds %struct.GPIO_InitTypeDef, ptr %7, i32 0, i32 4
  store i32 0, ptr %56, align 4, !tbaa !16
  call void @HAL_GPIO_Init(ptr noundef inttoptr (i64 1476528128 to ptr), ptr noundef %7)
  %57 = load volatile i32, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 4), align 4, !tbaa !17
  %58 = zext i32 %57 to i64
  %59 = and i64 %58, -4261412865
  %60 = load i32, ptr %5, align 4, !tbaa !5
  %61 = load i32, ptr %6, align 4, !tbaa !5
  %62 = shl i32 %61, 7
  %63 = or i32 %60, %62
  %64 = zext i32 %63 to i64
  %65 = or i64 %59, %64
  %66 = trunc i64 %65 to i32
  store volatile i32 %66, ptr getelementptr inbounds (%struct.RCC_TypeDef, ptr inttoptr (i64 1476543488 to ptr), i32 0, i32 4), align 4, !tbaa !17
  br label %67

67:                                               ; preds = %51, %24
  call void @llvm.lifetime.end.p0(i64 20, ptr %7) #3
  ret void
}

declare void @HAL_GPIO_Init(ptr noundef, ptr noundef) #2

attributes #0 = { nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #1 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3}
!llvm.ident = !{!4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{!"clang version 19.1.0 (git@github.com:llvm/llvm-project.git a4bf6cd7cfb1a1421ba92bca9d017b49936c55e4)"}
!5 = !{!6, !6, i64 0}
!6 = !{!"int", !7, i64 0}
!7 = !{!"omnipotent char", !8, i64 0}
!8 = !{!"Simple C/C++ TBAA"}
!9 = !{!10, !6, i64 224}
!10 = !{!"", !6, i64 0, !6, i64 4, !6, i64 8, !6, i64 12, !6, i64 16, !6, i64 20, !6, i64 24, !6, i64 28, !6, i64 32, !6, i64 36, !6, i64 40, !6, i64 44, !6, i64 48, !6, i64 52, !6, i64 56, !6, i64 60, !6, i64 64, !6, i64 68, !6, i64 72, !6, i64 76, !6, i64 80, !6, i64 84, !6, i64 88, !6, i64 92, !6, i64 96, !6, i64 100, !6, i64 104, !6, i64 108, !6, i64 112, !6, i64 116, !6, i64 120, !6, i64 124, !6, i64 128, !6, i64 132, !6, i64 136, !6, i64 140, !6, i64 144, !6, i64 148, !6, i64 152, !6, i64 156, !6, i64 160, !6, i64 164, !6, i64 168, !7, i64 172, !6, i64 208, !6, i64 212, !6, i64 216, !6, i64 220, !6, i64 224, !6, i64 228, !6, i64 232, !6, i64 236, !6, i64 240, !6, i64 244, !6, i64 248, !6, i64 252, !6, i64 256, !6, i64 260, !6, i64 264, !6, i64 268, !6, i64 272, !6, i64 276, !6, i64 280, !6, i64 284, !7, i64 288}
!11 = !{!12, !6, i64 0}
!12 = !{!"", !6, i64 0, !6, i64 4, !6, i64 8, !6, i64 12, !6, i64 16}
!13 = !{!12, !6, i64 4}
!14 = !{!12, !6, i64 12}
!15 = !{!12, !6, i64 8}
!16 = !{!12, !6, i64 16}
!17 = !{!10, !6, i64 16}


; Optimized IR (opt -passes='default<O3>'):
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.GPIO_InitTypeDef = type { i32, i32, i32, i32, i32 }

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite)
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #0

; Function Attrs: nounwind uwtable
define dso_local void @HAL_RCC_MCOConfig(i32 noundef %0, i32 noundef %1, i32 noundef %2) local_unnamed_addr #1 {
  %4 = alloca %struct.GPIO_InitTypeDef, align 16
  %5 = alloca i32, align 4
  %6 = alloca i32, align 4
  call void @llvm.lifetime.start.p0(i64 20, ptr nonnull %4) #3
  %7 = icmp eq i32 %0, 0
  %8 = getelementptr inbounds i8, ptr %4, i64 16
  br i1 %7, label %9, label %18

9:                                                ; preds = %3
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %5)
  %10 = load volatile i32, ptr inttoptr (i64 1476543712 to ptr), align 32, !tbaa !5
  %11 = or i32 %10, 1
  store volatile i32 %11, ptr inttoptr (i64 1476543712 to ptr), align 32, !tbaa !5
  %12 = load volatile i32, ptr inttoptr (i64 1476543712 to ptr), align 32, !tbaa !5
  %13 = and i32 %12, 1
  store volatile i32 %13, ptr %5, align 4, !tbaa !10
  %.0..0..0..0.1 = load volatile i32, ptr %5, align 4, !tbaa !10
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %5)
  store <4 x i32> <i32 256, i32 2, i32 0, i32 3>, ptr %4, align 16, !tbaa !10
  store i32 0, ptr %8, align 16, !tbaa !11
  call void @HAL_GPIO_Init(ptr noundef nonnull inttoptr (i64 1476526080 to ptr), ptr noundef nonnull %4) #3
  %14 = load volatile i32, ptr inttoptr (i64 1476543504 to ptr), align 16, !tbaa !13
  %15 = and i32 %14, -33292289
  %16 = or i32 %15, %1
  %17 = or i32 %16, %2
  br label %28

18:                                               ; preds = %3
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %6)
  %19 = load volatile i32, ptr inttoptr (i64 1476543712 to ptr), align 32, !tbaa !5
  %20 = or i32 %19, 4
  store volatile i32 %20, ptr inttoptr (i64 1476543712 to ptr), align 32, !tbaa !5
  %21 = load volatile i32, ptr inttoptr (i64 1476543712 to ptr), align 32, !tbaa !5
  %22 = and i32 %21, 4
  store volatile i32 %22, ptr %6, align 4, !tbaa !10
  %.0..0..0..0. = load volatile i32, ptr %6, align 4, !tbaa !10
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %6)
  store <4 x i32> <i32 512, i32 2, i32 0, i32 3>, ptr %4, align 16, !tbaa !10
  store i32 0, ptr %8, align 16, !tbaa !11
  call void @HAL_GPIO_Init(ptr noundef nonnull inttoptr (i64 1476528128 to ptr), ptr noundef nonnull %4) #3
  %23 = load volatile i32, ptr inttoptr (i64 1476543504 to ptr), align 16, !tbaa !13
  %24 = and i32 %23, 33554431
  %25 = shl i32 %2, 7
  %26 = or i32 %25, %24
  %27 = or i32 %26, %1
  br label %28

28:                                               ; preds = %18, %9
  %.sink = phi i32 [ %27, %18 ], [ %17, %9 ]
  store volatile i32 %.sink, ptr inttoptr (i64 1476543504 to ptr), align 16, !tbaa !13
  call void @llvm.lifetime.end.p0(i64 20, ptr nonnull %4) #3
  ret void
}

declare void @HAL_GPIO_Init(ptr noundef, ptr noundef) local_unnamed_addr #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind willreturn memory(argmem: readwrite) }
attributes #1 = { nounwind uwtable "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3}
!llvm.ident = !{!4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{!"clang version 19.1.0 (git@github.com:llvm/llvm-project.git a4bf6cd7cfb1a1421ba92bca9d017b49936c55e4)"}
!5 = !{!6, !7, i64 224}
!6 = !{!"", !7, i64 0, !7, i64 4, !7, i64 8, !7, i64 12, !7, i64 16, !7, i64 20, !7, i64 24, !7, i64 28, !7, i64 32, !7, i64 36, !7, i64 40, !7, i64 44, !7, i64 48, !7, i64 52, !7, i64 56, !7, i64 60, !7, i64 64, !7, i64 68, !7, i64 72, !7, i64 76, !7, i64 80, !7, i64 84, !7, i64 88, !7, i64 92, !7, i64 96, !7, i64 100, !7, i64 104, !7, i64 108, !7, i64 112, !7, i64 116, !7, i64 120, !7, i64 124, !7, i64 128, !7, i64 132, !7, i64 136, !7, i64 140, !7, i64 144, !7, i64 148, !7, i64 152, !7, i64 156, !7, i64 160, !7, i64 164, !7, i64 168, !8, i64 172, !7, i64 208, !7, i64 212, !7, i64 216, !7, i64 220, !7, i64 224, !7, i64 228, !7, i64 232, !7, i64 236, !7, i64 240, !7, i64 244, !7, i64 248, !7, i64 252, !7, i64 256, !7, i64 260, !7, i64 264, !7, i64 268, !7, i64 272, !7, i64 276, !7, i64 280, !7, i64 284, !8, i64 288}
!7 = !{!"int", !8, i64 0}
!8 = !{!"omnipotent char", !9, i64 0}
!9 = !{!"Simple C/C++ TBAA"}
!10 = !{!7, !7, i64 0}
!11 = !{!12, !7, i64 16}
!12 = !{!"", !7, i64 0, !7, i64 4, !7, i64 8, !7, i64 12, !7, i64 16}
!13 = !{!6, !7, i64 16}


; Effective O3 passes: CorrelatedValuePropagationPass,EarlyCSEPass,GlobalOptPass,IPSCCPPass,InferAlignmentPass,InferFunctionAttrsPass,InstCombinePass,ReassociatePass,SLPVectorizerPass,SROAPass,SimplifyCFGPass