[30] Done MacMillen, Raul Camposano, D. Hill, and Thomas W. Williams. An industrial view of electronic design automation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1428-1448, 2000.
[31] Igor L Markov, Jin Hu, and Myung-Chul Kim. Progress and challenges in VLSI placement research. In Proceedings of the 25th International Conference on Computer-Aided Design, pages 275–282, San Jose, CA, 2012.
[32] Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe Wenjie Jiang, Ebrahim Songhori, Shen Wang, Young-Joon Lee, Eric Johnson, Omkar Pathak, Azade Nazi, et al. A graph placement methodology for fast chip design. Nature, 594(7862):207-212, 2021.
[33] Hiroshi Murata, Kunihiro Fujiyoshi, Shigetoshi Nakatake, and Yoji Kajitani. VLSI module placement based on rectangle-packing by the sequence-pair. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15(12):1518-1524, 1996.
[34] Shigetoshi Nakatake, Kunihiro Fujiyoshi, Hiroshi Murata, and Yoji Kajitani. Module packing based on the BSG-structure and IC layout applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(6):519-530, 1998.
[35] Gi-Joon Nam, Charles J Alpert, Paul Villarrubia, Bruce Winter, and Mehmet Yildiz. The ISPD2005 placement contest and benchmark suite. In Proceedings of the 9th International Symposium on Physical Design, pages 216-220, San Francisco, CA, 2005.
[36] Jan M Rabaey, Anantha P Chandrakasan, and Borivoje Nikolic. Digital Integrated Circuits. Pearson, 2002.
[37] Jarrod A Roy, Saurabh N Adya, David A Papa, and Igor L Markov. Min-cut floorplacement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(7):1313-1326, 2006.
[38] Khushro Shahookar and Pinaki Mazumder. VLSI cell placement techniques. ACM Computing Surveys, 23(2):143-220, 1991.
[39] Arun Shanbhag, S Danda, and Naveed Sherwani. Floorplanning for mixed macro block and standard cell designs. In Proceedings of 4th Great Lakes Symposium on VLSI, pages 26-29, Notre Dame, IN, 1994.
[40] M Shunmugathammal, C Christopher Columbus, and S Anand. A novel b\*-tree crossover-based simulated annealing algorithm for combinatorial optimization in VLSI fixed-outline floorplans. Circuits, Systems, and Signal Processing, 39(2):900–918, 2020.
[41] Peter Spindler and Frank M Johannes. Fast and accurate routing demand estimation for efficient routability-driven placement. In Proceedings of the 14th Conference on Design, Automation & Test in Europe, pages 1-6, Nice, France, 2007.
[42] Maolin Tang and Xin Yao. A memetic algorithm for VLSI floorplanning. IEEE Transactions on Systems, Man, and Cybernetics, 37(1):62-69, 2007.
[43] Michael Upton, Khosrow Samii, and Stephen Sugiyama. Integrated placement for mixed macro cell and standard cell designs. In Proceedings of the 27th ACM/IEEE Design Automation Conference, pages 32-35, San Francisco, CA, 1991.
[44] Dhruv Vashisht, Harshit Rampal, Haiguang Liao, Yang Lu, Devika Shanbhag, Elias Fallon, and Levent Burak Kara. Placement in integrated circuits using cyclic reinforcement learning and simulated annealing. arXiv preprint arXiv:2011.07577, 2020.
[45] Laung-Terng Wang, Yao-Wen Chang, and Kwang-Ting Tim Cheng. Electronic Design Automation: Synthesis, Verification, and Test. Morgan Kaufmann, 2009.
[46] Qi Xu, Hao Geng, Song Chen, Bo Yuan, Cheng Zhuo, Yi Kang, and Xiaoqing Wen. Good-floorplan: Graph convolutional network and reinforcement learning-based floorplanning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 41(10):3492-3502, 2021.