* Z:\home\khalils\Downloads\files\data\raw_asc\8044f159c398_tl-dramrow_22nm.asc
* Generated by LTspice 26.0.1 for Windows.
* Bitline to array1
* Plot Eq, ra0, ra1, bitline0+1.25, bitline1+1.25, sense_n+2.5, and sense_p+3.75
* Word line in array 0
* Word line in array 1
* .step param X 0.0v 1.5v 0.1v
* DRAM Circuit Parameters
* ohm
* Bitline Resistance
* Cell Array
* Sense Amp.
* Voltage
* Wordline Activation
* 1 -> 45 nm, 4 -> 32nm, 7 -> 22 nm, 9-> 16nm
* Technology Scaling
* Wordline Parasitics
* Write Logic
* write_driver_inv
* write_driver
* Word line in array 0
R3 N006 N007 {mc(long_bitline_R, process_var)}
R1 N003 bitline0 {mc(short_bitline_R, process_var)}
M6 VDDby2 Eq bitline1 0 NMOS l={mc(SA_eq_L,process_var)} w={mc(SA_eq_W,process_var)}
M10 bitline1 bitline0 ACT VDD PMOS l={mc(SA_pmos_L, process_var)} w={mc(SA_pmos_W,process_var)}
M19 bitline0 CSEL N005 0 NMOS l={mc(SA_nWR_L, process_var)} w={mc(SA_nWR_W, process_var)}
M5 bitline0 Eq VDDby2 0 NMOS l={mc(SA_eq_L,process_var)} w={mc(SA_eq_W,process_var)}
M12 N002 isol_tran N003 0 nmos_access_tran l={mc(access_tran_L,process_var)} w={mc(access_tran_W,process_var)}
cell_cap_1 mb1 PV {mc(cell_cap, process_var)} IC={-plate_voltage + cell1_charge}
Vsn sense_N 0 PULSE(0 {core_voltage} {20n + nsense_act}) Rser=100 Cpar=1fF
Vra2 ra3 0 PULSE(0 {mc(0, process_var)} {other_wls_act_time}) Rser={mc(wordline_R*WL_res_factor, process_var)} Cpar={mc(wordline_C*WL_cap_factor, process_var)}
M9 ACT sense_p VDD VDD PMOS l={mc(SA_pset_L, process_var)} w={mc(SA_pset_W, process_var)}
Vsp sense_P 0 PULSE({core_voltage} 0 {20n + psense_act}) Rser=100 Cpar=1fF
VDD_source1 PV 0 {plate_voltage}
M2 bitline1 bitline0 NLAT 0 NMOS l={mc(SA_nmos_L,process_var)} w={mc(SA_nmos_W, process_var)}
M1 NLAT sense_N 0 0 NMOS l={mc(SA_nset_L, process_var)} w={mc(SA_nset_W, process_var)}
M24 N005 write0 VDD VDD PMOS l={mc(SA_pWR_L, process_var)} w={mc(SA_pWR_W, process_var)}
M8 N007 ra3 mb3 0 nmos_access_tran l={mc(access_tran_L,process_var)} w={mc(access_tran_W,process_var)}
Visol_tran isol_tran 0 PULSE(0 {wordline_voltage} {isol_tran_act}) Rser=100 Cpar=1fF
R2 bitline1 N006 {mc(short_bitline_R, process_var)}
M3 bitline0 bitline1 NLAT 0 NMOS l={mc(SA_nmos_L,process_var)} w={mc(SA_nmos_W,process_var)}
CBL_cap_0 N003 0 {mc(short_bitline_cap, process_var)} IC={core_voltage/2}
CBL_cap_1 N007 0 {mc(long_bitline_cap, process_var)} IC={core_voltage/2}
M4 bitline1 Eq bitline0 0 NMOS l={mc(SA_eq_L,process_var)} w={mc(SA_eq_W, process_var)}
CBL_cap_2 N001 0 {mc(long_bitline_cap, process_var)} IC={core_voltage/2}
Vwrite1 write1 0 PULSE(0 {wr1_voltage} 5n) Rser=100 Cpar=1fF
Vra0 ra0 0 PULSE(0 {mc(wordline_voltage*wl0_act, process_var)} {wl0_act_time}) Rser={mc(wordline_R*WL_res_factor, process_var)} Cpar={mc(wordline_C*WL_cap_factor, process_var)}
Veq Eq 0 PULSE(0 {core_voltage*1.2} 0 0 0 14n)
M22 N004 write1 VDD VDD PMOS l={mc(SA_pWR_L, process_var)} w={mc(SA_pWR_W, process_var)}
Vcsel CSEL 0 PULSE(0 {core_voltage*2} {20n + csel_act}) Rser=100 Cpar=1fF
M23 N005 write0 0 0 NMOS l={mc(SA_nWR_L, process_var)} w={mc(SA_nWR_W, process_var)}
cell_cap_2 mb3 0 {mc(cell_cap, process_var)}
cell_cap_0 mb0 PV {mc(cell_cap, process_var)} IC={-plate_voltage + cell0_charge}
Vwrite0 write0 0 PULSE(0 {wr0_voltage} 5n) Rser=100 Cpar=1fF
M11 bitline0 bitline1 ACT VDD PMOS l={mc(SA_pmos_L, process_var)} w={mc(SA_pmos_W, process_var)}
M13 N001 ra1 mb1 0 nmos_access_tran l={mc(access_tran_L,process_var)} w={mc(access_tran_W,process_var)}
CBL_cap_3 N007 0 {mc(short_bitline_cap, process_var)} IC={core_voltage/2}
VDD_source2 VDDby2 0 {core_voltage/2}
R4 N001 N002 {mc(long_bitline_R, process_var)}
M21 N004 write1 0 0 NMOS l={mc(SA_nWR_L, process_var)} w={mc(SA_nWR_W, process_var)}
M20 bitline1 CSEL N004 0 NMOS l={mc(SA_nWR_L, process_var)} w={mc(SA_nWR_W, process_var)}
Vra1 ra1 0 PULSE(0 {mc(wordline_voltage*wl1_act, process_var)} {other_wls_act_time}) Rser={mc(wordline_R*WL_res_factor, process_var)} Cpar={mc(wordline_C*WL_cap_factor, process_var)}
M7 N003 ra0 mb0 0 nmos_access_tran l={mc(access_tran_L,process_var)} w={mc(access_tran_W,process_var)}
VDD_source VDD 0 {core_voltage}
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\khalils\AppData\Local\LTspice\lib\cmp\standard.mos
.include ../DRAM_models/transistor_model.pm
.tran 220ns uic
.param process_var=0.05
.step param run 1 100 1
.param cell_cap={24.0fF*cell_cap_factor}
.param short_bitline_cap={F_per_cell*cells_per_BL_short}
.param access_tran_L={85nm*access_tran_L_factor}
.param access_tran_W={55nm*access_tran_W_factor}
.param short_bitline_R={R_per_cell*cells_per_BL_short}
.param R_per_cell=40
.param SA_nmos_L={160nm*SA_nmos_L_factor}
.param SA_nmos_W={1900nm*SA_nmos_W_factor}
.param SA_pmos_L={160nm*SA_pmos_L_factor}
.param SA_pmos_W={1330nm*SA_pmos_W_factor}
.param SA_eq_L=96.3nm
.param SA_eq_W=541nm
.param SA_nset_L={255nm*SA_nset_L_factor}
.param SA_nset_W={220nm*SA_nset_W_factor}
.param SA_pset_L={255nm*SA_pset_L_factor}
.param SA_pset_W={220nm*SA_pset_W_factor}
.param cells_per_BL={cells_per_BL_short + cells_per_BL_long}
.param core_voltage=0.95V
.param wordline_voltage=2.9V
.param cell0_charge=core_voltage*cell0_charge_state
.param cell1_charge=core_voltage*other_cells_charge_state
.param cell0_charge_state=0.8
.param pv_modifier=0.5
.param plate_voltage={core_voltage*pv_modifier}
.param psense_act=4ns
.param nsense_act=4ns
.param wl0_act=0.0
.param wl1_act=1.0
.param tech_node=7
.param cell_cap_factor={0.95**tech_node}
.param bl_cap_factor={0.95**tech_node}
.param access_tran_L_factor={0.95**tech_node}
.param access_tran_W_factor={0.85**tech_node}
.param SA_nmos_L_factor={0.93**tech_node}
.param SA_nmos_W_factor={0.93**tech_node}
.param SA_pmos_L_factor={0.93**tech_node}
.param SA_pmos_W_factor={0.93**tech_node}
.param SA_nset_L_factor={0.93**tech_node}
.param SA_nset_W_factor={0.93**tech_node}
.param SA_pset_L_factor={0.93**tech_node}
.param SA_pset_W_factor={0.95**tech_node}
.param wordline_C={WL_C_per_cell*cells_per_LWL}
.param WL_C_per_cell=0.07fF
.param cells_per_LWL=1024
.param WL_R_per_cell=40ohm
.param wordline_R={WL_R_per_cell*cells_per_LWL}
.param WL_cap_factor={0.95**tech_node}
.param WL_res_factor={0.95**tech_node}
.param wr0_voltage=0V
.param wr1_voltage=0V
.param other_cells_charge_state=0.8
.param wl0_act_time=20ns
.param other_wls_act_time=20ns
.param SA_nWR_L={70nm*SA_nWR_L_factor}
.param SA_nWR_W={840nm*SA_nWR_W_factor}
.param SA_nWR_L_factor={0.93**tech_node}
.param SA_nWR_W_factor={0.93**tech_node}
.param SA_pWR_L={70nm*SA_pWR_L_factor}
.param SA_pWR_W={840nm*SA_pWR_W_factor}
.param csel_act=400ns
.param SA_pWR_L_factor={0.93**tech_node}
.param SA_pWR_W_factor={0.93**tech_node}
.param F_per_cell=0.0815fF
.param long_bitline_cap={F_per_cell*cells_per_BL_long}
.param cells_per_BL_short=8
.param cells_per_BL_long=1016
.param long_bitline_R={R_per_cell*cells_per_BL_long}
.param isol_tran_act=0ns
.backanno
.end

* LTspice schematic (.asc):
Version 4
SHEET 1 4232 2992
WIRE 768 -1984 640 -1984
WIRE -2624 -1952 -2624 -1968
WIRE 640 -1920 640 -1984
WIRE 768 -1888 768 -1984
WIRE 896 -1888 768 -1888
WIRE -2624 -1856 -2624 -1872
WIRE 320 -1840 112 -1840
WIRE 592 -1840 320 -1840
WIRE 640 -1792 640 -1824
WIRE 640 -1792 400 -1792
WIRE 768 -1728 768 -1888
WIRE 400 -1712 400 -1792
WIRE 400 -1696 400 -1712
WIRE -2560 -1680 -2560 -1696
WIRE -1392 -1648 -1392 -1664
WIRE -2560 -1584 -2560 -1600
WIRE 768 -1584 768 -1648
WIRE -1392 -1552 -1392 -1568
WIRE 400 -1536 400 -1632
WIRE 848 -1504 816 -1504
WIRE 768 -1392 768 -1488
WIRE 768 -1392 624 -1392
WIRE 624 -1360 624 -1392
WIRE 304 -1280 96 -1280
WIRE 576 -1280 304 -1280
WIRE 624 -1232 624 -1264
WIRE 624 -1232 384 -1232
WIRE -608 -1152 -608 -1184
WIRE -240 -1152 -240 -1184
WIRE 384 -1152 384 -1232
WIRE 384 -1136 384 -1152
WIRE -2272 -1120 -2272 -1136
WIRE -1696 -1120 -1696 -1136
WIRE -1104 -1120 -1104 -1136
WIRE 768 -1104 768 -1392
WIRE 880 -1104 768 -1104
WIRE -608 -1040 -608 -1072
WIRE -240 -1040 -240 -1072
WIRE -2272 -1024 -2272 -1040
WIRE -1696 -1024 -1696 -1040
WIRE -1104 -1024 -1104 -1040
WIRE 384 -976 384 -1072
WIRE 768 -944 768 -1104
WIRE 432 -736 384 -736
WIRE 640 -736 432 -736
WIRE 832 -656 688 -656
WIRE 912 -656 832 -656
WIRE 1040 -656 912 -656
WIRE -1776 -640 -1776 -672
WIRE -1408 -640 -1408 -672
WIRE -800 -624 -800 -656
WIRE -512 -624 -512 -656
WIRE -208 -624 -208 -656
WIRE 832 -624 832 -656
WIRE 1040 -624 1040 -656
WIRE 912 -608 880 -608
WIRE 992 -608 960 -608
WIRE 1808 -576 1760 -576
WIRE -1776 -528 -1776 -560
WIRE -1408 -528 -1408 -560
WIRE 1312 -528 1120 -528
WIRE -800 -512 -800 -544
WIRE -512 -512 -512 -544
WIRE -208 -512 -208 -544
WIRE 768 -512 768 -864
WIRE 832 -512 832 -528
WIRE 832 -512 768 -512
WIRE 912 -512 960 -608
WIRE 912 -512 832 -512
WIRE 960 -512 912 -608
WIRE 1040 -512 1040 -528
WIRE 1040 -512 960 -512
WIRE 1120 -512 1120 -528
WIRE 1120 -512 1040 -512
WIRE 1472 -496 1472 -544
WIRE 1312 -448 1312 -528
WIRE 1392 -448 1312 -448
WIRE 1712 -448 1712 -496
WIRE 1712 -448 1488 -448
WIRE 1808 -448 1808 -576
WIRE 1872 -448 1808 -448
WIRE 768 -416 768 -512
WIRE 912 -416 768 -416
WIRE 1120 -416 1120 -512
WIRE 1120 -416 1008 -416
WIRE 1712 -384 1712 -448
WIRE 640 -368 608 -368
WIRE 880 -368 640 -368
WIRE 928 -368 880 -368
WIRE 1056 -368 928 -368
WIRE 1296 -368 1056 -368
WIRE 880 -352 880 -368
WIRE 1056 -352 1056 -368
WIRE 144 -320 96 -320
WIRE 768 -320 768 -416
WIRE 768 -304 768 -320
WIRE 800 -304 768 -304
WIRE 944 -304 896 -304
WIRE 976 -304 944 -304
WIRE 1120 -304 1120 -416
WIRE 1120 -304 1072 -304
WIRE 1312 -304 1312 -448
WIRE 1808 -304 1808 -448
WIRE 1808 -304 1760 -304
WIRE 1120 -288 1120 -304
WIRE 944 -256 944 -304
WIRE 400 -240 400 -288
WIRE 944 -240 944 -256
WIRE 768 -224 768 -304
WIRE 768 -224 624 -224
WIRE 96 -192 96 -320
WIRE 96 -192 32 -192
WIRE 192 -192 192 -240
WIRE 384 -192 192 -192
WIRE 624 -192 624 -224
WIRE 624 -192 480 -192
WIRE 768 -192 768 -224
WIRE 832 -192 768 -192
WIRE 912 -192 832 -192
WIRE 1040 -192 976 -192
WIRE 1120 -192 1120 -288
WIRE 1120 -192 1040 -192
WIRE 1312 -192 1312 -224
WIRE 832 -176 832 -192
WIRE 1040 -176 1040 -192
WIRE 192 -128 192 -192
WIRE 912 -96 976 -192
WIRE 912 -96 880 -96
WIRE 976 -96 912 -192
WIRE 992 -96 976 -96
WIRE 1312 -64 1312 -112
WIRE 1408 -64 1312 -64
WIRE 96 -48 96 -192
WIRE 144 -48 96 -48
WIRE 832 -48 832 -80
WIRE 832 -48 720 -48
WIRE 960 -48 832 -48
WIRE 1040 -48 1040 -80
WIRE 1040 -48 960 -48
WIRE 672 32 416 32
WIRE 1312 80 1312 -64
WIRE 1408 80 1312 80
WIRE 1312 128 1312 80
WIRE 1312 128 1200 128
WIRE 1200 160 1200 128
WIRE 1088 272 880 272
WIRE 1152 272 1152 240
WIRE 1152 272 1088 272
WIRE 1200 304 1200 256
WIRE 1200 320 1200 304
WIRE 1312 432 1312 128
SYMBOL nmos4 672 -48 R0
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M1
SYMATTR Value2 l={mc(SA_nset_L, process_var)} w={mc(SA_nset_W, process_var)}
SYMBOL res 1296 -208 R0
WINDOW 3 36 68 Left 2
SYMATTR Value {mc(long_bitline_R, process_var)}
SYMATTR InstName R3
SYMBOL nmos4 1152 160 R0
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M8
SYMATTR Value nmos_access_tran
SYMATTR Value2 l={mc(access_tran_L,process_var)} w={mc(access_tran_W,process_var)}
SYMBOL res 1296 -320 R0
WINDOW 3 36 68 Left 2
SYMATTR Value {mc(short_bitline_R, process_var)}
SYMATTR InstName R2
SYMBOL res 752 -1744 R0
WINDOW 3 36 68 Left 2
SYMATTR Value {mc(long_bitline_R, process_var)}
SYMATTR InstName R4
SYMBOL pmos4 1760 -496 R180
WINDOW 0 56 32 Invisible 2
WINDOW 3 56 72 Invisible 2
SYMATTR InstName M22
SYMATTR Value2 l={mc(SA_pWR_L, process_var)} w={mc(SA_pWR_W, process_var)}
SYMBOL voltage -800 -640 R0
WINDOW 123 0 0 Left 2
WINDOW 39 -71 197 Left 2
WINDOW 3 -71 169 Left 2
SYMATTR Value {core_voltage}
SYMATTR InstName VDD_source
SYMBOL voltage -208 -640 R0
WINDOW 123 0 0 Left 2
WINDOW 39 -71 197 Left 2
WINDOW 3 -71 169 Left 2
SYMATTR Value {plate_voltage}
SYMATTR InstName VDD_source1
SYMBOL voltage -1392 -1664 R0
WINDOW 0 -72 21 Left 2
WINDOW 3 -99 147 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 -72 49 Left 2
SYMATTR InstName Vra0
SYMATTR Value PULSE(0 {mc(wordline_voltage*wl0_act, process_var)} {wl0_act_time})
SYMATTR SpiceLine Rser={mc(wordline_R*WL_res_factor, process_var)} Cpar={mc(wordline_C*WL_cap_factor, process_var)}
SYMBOL cap 384 -1696 R0
WINDOW 3 41 47 Left 2
SYMATTR Value {mc(cell_cap, process_var)}
SYMATTR InstName cell_cap_1
SYMATTR SpiceLine IC={-plate_voltage + cell1_charge}
SYMBOL voltage -1104 -1136 R0
WINDOW 0 -72 21 Left 2
WINDOW 3 -99 147 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName Veq
SYMATTR Value PULSE(0 {core_voltage*1.2} 0 0 0 14n)
SYMBOL nmos4 576 -1360 R0
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M7
SYMATTR Value nmos_access_tran
SYMATTR Value2 l={mc(access_tran_L,process_var)} w={mc(access_tran_W,process_var)}
SYMBOL voltage -608 -1168 R0
WINDOW 123 0 0 Left 2
WINDOW 39 -71 197 Left 2
WINDOW 3 -71 169 Left 2
SYMATTR SpiceLine Rser=100 Cpar=1fF
SYMATTR Value PULSE({core_voltage} 0 {20n + psense_act})
SYMATTR InstName Vsp
SYMBOL nmos4 1008 -368 M270
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M4
SYMATTR Value2 l={mc(SA_eq_L,process_var)} w={mc(SA_eq_W, process_var)}
SYMBOL cap 880 -1888 R0
WINDOW 3 41 47 Left 2
SYMATTR Value {mc(long_bitline_cap, process_var)}
SYMATTR InstName BL_cap_2
SYMATTR SpiceLine IC={core_voltage/2}
SYMBOL nmos4 800 -352 M90
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M5
SYMATTR Value2 l={mc(SA_eq_L,process_var)} w={mc(SA_eq_W,process_var)}
SYMBOL voltage -1408 -656 R0
WINDOW 123 0 0 Left 2
WINDOW 39 -71 197 Left 2
WINDOW 3 -71 169 Left 2
SYMATTR SpiceLine Rser=100 Cpar=1fF
SYMATTR Value PULSE(0 {wr1_voltage} 5n)
SYMATTR InstName Vwrite1
SYMBOL nmos4 816 -1584 M0
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M12
SYMATTR Value nmos_access_tran
SYMATTR Value2 l={mc(access_tran_L,process_var)} w={mc(access_tran_W,process_var)}
SYMBOL nmos4 480 -240 R90
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M19
SYMATTR Value2 l={mc(SA_nWR_L, process_var)} w={mc(SA_nWR_W, process_var)}
SYMBOL pmos4 880 -528 R180
WINDOW 0 56 32 Invisible 2
WINDOW 3 56 72 Invisible 2
SYMATTR InstName M11
SYMATTR Value2 l={mc(SA_pmos_L, process_var)} w={mc(SA_pmos_W, process_var)}
SYMBOL voltage -2272 -1136 R0
WINDOW 0 -72 21 Left 2
WINDOW 3 -99 147 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 -72 49 Left 2
SYMATTR InstName Visol_tran
SYMATTR Value PULSE(0 {wordline_voltage} {isol_tran_act})
SYMATTR SpiceLine Rser=100 Cpar=1fF
SYMBOL pmos4 992 -528 M180
WINDOW 0 56 32 Invisible 2
WINDOW 3 56 72 Invisible 2
SYMATTR InstName M10
SYMATTR Value2 l={mc(SA_pmos_L, process_var)} w={mc(SA_pmos_W,process_var)}
SYMBOL cap 1392 -64 R0
WINDOW 3 41 47 Left 2
SYMATTR Value {mc(short_bitline_cap, process_var)}
SYMATTR InstName BL_cap_3
SYMATTR SpiceLine IC={core_voltage/2}
SYMBOL voltage -2560 -1696 R0
WINDOW 0 -72 21 Left 2
WINDOW 3 -99 147 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 -72 49 Left 2
SYMATTR InstName Vra1
SYMATTR Value PULSE(0 {mc(wordline_voltage*wl1_act, process_var)} {other_wls_act_time})
SYMATTR SpiceLine Rser={mc(wordline_R*WL_res_factor, process_var)} Cpar={mc(wordline_C*WL_cap_factor, process_var)}
SYMBOL nmos4 1760 -384 M0
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M21
SYMATTR Value2 l={mc(SA_nWR_L, process_var)} w={mc(SA_nWR_W, process_var)}
SYMBOL cap 864 -1104 R0
WINDOW 3 41 47 Left 2
SYMATTR Value {mc(short_bitline_cap, process_var)}
SYMATTR InstName BL_cap_0
SYMATTR SpiceLine IC={core_voltage/2}
SYMBOL voltage -240 -1168 R0
WINDOW 123 0 0 Left 2
WINDOW 39 -71 197 Left 2
WINDOW 3 -71 169 Left 2
SYMATTR SpiceLine Rser=100 Cpar=1fF
SYMATTR Value PULSE(0 {core_voltage} {20n + nsense_act})
SYMATTR InstName Vsn
SYMBOL nmos4 1392 -496 M90
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M20
SYMATTR Value2 l={mc(SA_nWR_L, process_var)} w={mc(SA_nWR_W, process_var)}
SYMBOL nmos4 976 -352 M90
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M6
SYMATTR Value2 l={mc(SA_eq_L,process_var)} w={mc(SA_eq_W,process_var)}
SYMBOL voltage -1696 -1136 R0
WINDOW 0 -72 21 Left 2
WINDOW 3 -99 147 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 -72 49 Left 2
SYMATTR InstName Vcsel
SYMATTR Value PULSE(0 {core_voltage*2} {20n + csel_act})
SYMATTR SpiceLine Rser=100 Cpar=1fF
SYMBOL voltage -1776 -656 R0
WINDOW 123 0 0 Left 2
WINDOW 39 -71 197 Left 2
WINDOW 3 -71 169 Left 2
SYMATTR SpiceLine Rser=100 Cpar=1fF
SYMATTR Value PULSE(0 {wr0_voltage} 5n)
SYMATTR InstName Vwrite0
SYMBOL pmos4 144 -240 M180
WINDOW 0 56 32 Invisible 2
WINDOW 3 56 72 Invisible 2
SYMATTR InstName M24
SYMATTR Value2 l={mc(SA_pWR_L, process_var)} w={mc(SA_pWR_W, process_var)}
SYMBOL nmos4 992 -176 R0
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M2
SYMATTR Value2 l={mc(SA_nmos_L,process_var)} w={mc(SA_nmos_W, process_var)}
SYMBOL nmos4 592 -1920 R0
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M13
SYMATTR Value nmos_access_tran
SYMATTR Value2 l={mc(access_tran_L,process_var)} w={mc(access_tran_W,process_var)}
SYMBOL nmos4 144 -128 R0
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M23
SYMATTR Value2 l={mc(SA_nWR_L, process_var)} w={mc(SA_nWR_W, process_var)}
SYMBOL nmos4 880 -176 M0
WINDOW 0 104 24 Invisible 2
WINDOW 3 179 41 Invisible 2
SYMATTR InstName M3
SYMATTR Value2 l={mc(SA_nmos_L,process_var)} w={mc(SA_nmos_W,process_var)}
SYMBOL res 752 -960 R0
WINDOW 3 36 68 Left 2
SYMATTR Value {mc(short_bitline_R, process_var)}
SYMATTR InstName R1
SYMBOL voltage -512 -640 R0
WINDOW 123 0 0 Left 2
WINDOW 39 -71 197 Left 2
WINDOW 3 -71 169 Left 2
SYMATTR Value {core_voltage/2}
SYMATTR InstName VDD_source2
SYMBOL cap 1392 80 R0
WINDOW 3 41 47 Left 2
SYMATTR Value {mc(long_bitline_cap, process_var)}
SYMATTR InstName BL_cap_1
SYMATTR SpiceLine IC={core_voltage/2}
SYMBOL cap 368 -1136 R0
WINDOW 3 41 47 Left 2
SYMATTR Value {mc(cell_cap, process_var)}
SYMATTR InstName cell_cap_0
SYMATTR SpiceLine IC={-plate_voltage + cell0_charge}
SYMBOL cap 1184 320 R0
WINDOW 3 41 47 Left 2
SYMATTR Value {mc(cell_cap, process_var)}
SYMATTR InstName cell_cap_2
SYMBOL pmos4 640 -656 M180
WINDOW 0 56 32 Invisible 2
WINDOW 3 56 72 Invisible 2
SYMATTR InstName M9
SYMATTR Value2 l={mc(SA_pset_L, process_var)} w={mc(SA_pset_W, process_var)}
SYMBOL voltage -2624 -1968 R0
WINDOW 0 -72 21 Left 2
WINDOW 3 -99 147 Left 2
WINDOW 123 0 0 Left 2
WINDOW 39 -72 49 Left 2
SYMATTR InstName Vra2
SYMATTR Value PULSE(0 {mc(0, process_var)} {other_wls_act_time})
SYMATTR SpiceLine Rser={mc(wordline_R*WL_res_factor, process_var)} Cpar={mc(wordline_C*WL_cap_factor, process_var)}
FLAG -1104 -1024 0
FLAG -1104 -1136 Eq
FLAG 720 0 0
FLAG -608 -1040 0
FLAG -608 -1184 sense_P
FLAG 1040 -128 0
FLAG 832 -128 0
FLAG 960 -416 0
FLAG 848 -304 0
FLAG 1024 -304 0
FLAG 640 -368 Eq
FLAG 944 -256 VDDby2
FLAG 416 32 sense_N
FLAG 720 48 0
FLAG 768 -320 bitline0
FLAG 1120 -288 bitline1
FLAG 624 -1312 0
FLAG 384 -1152 mb0
FLAG 304 -1280 ra0
FLAG 1200 208 0
FLAG 1200 384 0
FLAG 1200 304 mb3
FLAG 1088 272 ra3
FLAG -1392 -1552 0
FLAG -1392 -1664 ra0
FLAG 688 -704 VDD
FLAG 1040 -576 VDD
FLAG 832 -576 VDD
FLAG 688 -752 VDD
FLAG 432 -736 sense_p
FLAG 912 -656 ACT
FLAG 960 -48 NLAT
FLAG -240 -1040 0
FLAG -240 -1184 sense_N
FLAG 880 -1040 0
FLAG -2624 -1968 ra3
FLAG -2624 -1856 0
FLAG -800 -512 0
FLAG -800 -656 VDD
FLAG -512 -512 0
FLAG -512 -656 VDDby2
FLAG 384 -976 PV
FLAG -208 -512 0
FLAG -208 -656 PV
FLAG 400 -288 CSEL
FLAG 432 -192 0
FLAG 1440 -448 0
FLAG -1776 -528 0
FLAG -1776 -672 write0
FLAG -1408 -528 0
FLAG -1408 -672 write1
FLAG 1712 -288 0
FLAG 1712 -544 VDD
FLAG 1712 -592 VDD
FLAG 1712 -336 0
FLAG 1472 -544 CSEL
FLAG 1872 -448 write1
FLAG 192 -32 0
FLAG 192 -288 VDD
FLAG 192 -336 VDD
FLAG 192 -80 0
FLAG 32 -192 write0
FLAG -1696 -1024 0
FLAG -1696 -1136 CSEL
FLAG 896 -1824 0
FLAG 640 -1872 0
FLAG 400 -1712 mb1
FLAG 320 -1840 ra1
FLAG 400 -1536 PV
FLAG -2560 -1584 0
FLAG -2560 -1696 ra1
FLAG 848 -1504 isol_tran
FLAG 768 -1536 0
FLAG -2272 -1024 0
FLAG -2272 -1136 isol_tran
FLAG 1408 144 0
FLAG 1408 0 0
TEXT -376 136 Left 2 !.include ../DRAM_models/transistor_model.pm
TEXT 1296 96 VLeft 2 ;Bitline to array1
TEXT -448 104 Left 2 !.tran 220ns uic
TEXT -392 216 Left 2 ;Plot Eq, ra0, ra1, bitline0+1.25, bitline1+1.25, sense_n+2.5, and sense_p+3.75
TEXT 48 -1296 Left 2 ;Word line in array 0
TEXT 832 256 Left 2 ;Word line in array 1
TEXT -368 168 Left 2 ;.step param X 0.0v 1.5v 0.1v
TEXT -832 80 Left 2 !.param process_var=0.05
TEXT -832 40 Left 2 !.step param run 1 100 1
TEXT -832 456 Left 2 !.param cell_cap={24.0fF*cell_cap_factor}
TEXT -832 496 Left 2 !.param short_bitline_cap={F_per_cell*cells_per_BL_short}
TEXT -920 168 Left 2 ;DRAM Circuit Parameters
TEXT -832 536 Left 2 !.param access_tran_L={85nm*access_tran_L_factor}
TEXT -832 576 Left 2 !.param access_tran_W={55nm*access_tran_W_factor}
TEXT -816 1584 Left 2 !.param short_bitline_R={R_per_cell*cells_per_BL_short}
TEXT -544 1520 Left 2 ;ohm
TEXT -816 1520 Left 2 !.param R_per_cell=40
TEXT -816 1488 Left 2 ;Bitline Resistance
TEXT -824 976 Left 2 !.param SA_nmos_L={160nm*SA_nmos_L_factor}
TEXT -824 1000 Left 2 !.param SA_nmos_W={1900nm*SA_nmos_W_factor}
TEXT -824 1032 Left 2 !.param SA_pmos_L={160nm*SA_pmos_L_factor}
TEXT -824 1056 Left 2 !.param SA_pmos_W={1330nm*SA_pmos_W_factor}
TEXT -824 1096 Left 2 !.param SA_eq_L=96.3nm
TEXT -824 1120 Left 2 !.param SA_eq_W=541nm
TEXT -824 1160 Left 2 !.param SA_nset_L={255nm*SA_nset_L_factor}
TEXT -824 1184 Left 2 !.param SA_nset_W={220nm*SA_nset_W_factor}
TEXT -824 1224 Left 2 !.param SA_pset_L={255nm*SA_pset_L_factor}
TEXT -824 1248 Left 2 !.param SA_pset_W={220nm*SA_pset_W_factor}
TEXT -816 1552 Left 2 !.param cells_per_BL={cells_per_BL_short + cells_per_BL_long}
TEXT -832 424 Left 2 ;Cell Array
TEXT -824 944 Left 2 ;Sense Amp.
TEXT -832 224 Left 2 ;Voltage
TEXT -832 248 Left 2 !.param core_voltage=0.95V
TEXT -832 288 Left 2 !.param wordline_voltage=2.9V
TEXT -832 616 Left 2 !.param cell0_charge=core_voltage*cell0_charge_state
TEXT -832 656 Left 2 !.param cell1_charge=core_voltage*other_cells_charge_state
TEXT -832 872 Left 2 !.param cell0_charge_state=0.8
TEXT -832 320 Left 2 !.param pv_modifier=0.5
TEXT -832 360 Left 2 !.param plate_voltage={core_voltage*pv_modifier}
TEXT -816 1400 Left 2 !.param psense_act=4ns
TEXT -816 1424 Left 2 !.param nsense_act=4ns
TEXT -808 1840 Left 2 ;Wordline Activation
TEXT -808 1872 Left 2 !.param wl0_act=0.0
TEXT -808 1904 Left 2 !.param wl1_act=1.0
TEXT -808 2280 Left 2 !.param tech_node=7
TEXT -560 2280 Left 2 ;1 -> 45 nm, 4 -> 32nm, 7 -> 22 nm, 9-> 16nm
TEXT -808 2248 Left 2 ;Technology Scaling
TEXT -808 2312 Left 2 !.param cell_cap_factor={0.95**tech_node}
TEXT -808 2344 Left 2 !.param bl_cap_factor={0.95**tech_node}
TEXT -808 2376 Left 2 !.param access_tran_L_factor={0.95**tech_node}
TEXT -808 2408 Left 2 !.param access_tran_W_factor={0.85**tech_node}
TEXT -808 2440 Left 2 !.param SA_nmos_L_factor={0.93**tech_node}
TEXT -808 2464 Left 2 !.param SA_nmos_W_factor={0.93**tech_node}
TEXT -808 2496 Left 2 !.param SA_pmos_L_factor={0.93**tech_node}
TEXT -808 2520 Left 2 !.param SA_pmos_W_factor={0.93**tech_node}
TEXT -808 2552 Left 2 !.param SA_nset_L_factor={0.93**tech_node}
TEXT -808 2576 Left 2 !.param SA_nset_W_factor={0.93**tech_node}
TEXT -808 2608 Left 2 !.param SA_pset_L_factor={0.93**tech_node}
TEXT -808 2632 Left 2 !.param SA_pset_W_factor={0.95**tech_node}
TEXT -816 1768 Left 2 !.param wordline_C={WL_C_per_cell*cells_per_LWL}
TEXT -816 1704 Left 2 !.param WL_C_per_cell=0.07fF
TEXT -816 1648 Left 2 ;Wordline Parasitics
TEXT -816 1672 Left 2 !.param cells_per_LWL=1024
TEXT -816 1736 Left 2 !.param WL_R_per_cell=40ohm
TEXT -816 1800 Left 2 !.param wordline_R={WL_R_per_cell*cells_per_LWL}
TEXT -808 2664 Left 2 !.param WL_cap_factor={0.95**tech_node}
TEXT -808 2696 Left 2 !.param WL_res_factor={0.95**tech_node}
TEXT -800 2856 Left 2 ;Write Logic
TEXT -800 2888 Left 2 !.param wr0_voltage=0V
TEXT -800 2912 Left 2 !.param wr1_voltage=0V
TEXT -832 904 Left 2 !.param other_cells_charge_state=0.8
TEXT -808 2144 Left 2 !.param wl0_act_time=20ns
TEXT -808 2176 Left 2 !.param other_wls_act_time=20ns
TEXT -824 1288 Left 2 !.param SA_nWR_L={70nm*SA_nWR_L_factor}
TEXT -824 1312 Left 2 !.param SA_nWR_W={840nm*SA_nWR_W_factor}
TEXT -808 2728 Left 2 !.param SA_nWR_L_factor={0.93**tech_node}
TEXT -808 2752 Left 2 !.param SA_nWR_W_factor={0.93**tech_node}
TEXT -824 1344 Left 2 !.param SA_pWR_L={70nm*SA_pWR_L_factor}
TEXT -824 1368 Left 2 !.param SA_pWR_W={840nm*SA_pWR_W_factor}
TEXT 1704 -680 Left 2 ;write_driver_inv
TEXT 200 -424 Right 2 ;write_driver
TEXT -800 2944 Left 2 !.param csel_act=400ns
TEXT -808 2776 Left 2 !.param SA_pWR_L_factor={0.93**tech_node}
TEXT -808 2800 Left 2 !.param SA_pWR_W_factor={0.93**tech_node}
TEXT -816 1616 Left 2 !.param F_per_cell=0.0815fF
TEXT 64 -1856 Left 2 ;Word line in array 0
TEXT 0 496 Left 2 !.param long_bitline_cap={F_per_cell*cells_per_BL_long}
TEXT -80 1552 Left 2 !.param cells_per_BL_short=8
TEXT 296 1552 Left 2 !.param cells_per_BL_long=1016
TEXT -144 1584 Left 2 !.param long_bitline_R={R_per_cell*cells_per_BL_long}
TEXT -800 2976 Left 2 !.param isol_tran_act=0ns