I2C - Bus Master - Step 1
Channel: BOPV
Date: 14/03/2013

Step 1 of designing an I2C Bus Master in Verilog.  This step looks at designing the finite state machine, and implementing the data signal.