Mod-06 Lec-39 Xilinx Virtex Clock Tree
Channel: nptelhrd
Date: 2014-09-03

Digital System design with PLDs and FPGAs by Prof. Kuruvilla Varghese,Department of Electronics & Communication Engineering,IISc Bangalore.For more details on NPTEL visit http://nptel.ac.in.