35C3 -  LibreSilicon
Channel: media.ccc.de
Date: 27/12/2018

https://media.ccc.de/v/35c3-9410-libresilicon

Decentralizing semiconductor manufacturing

While a lot of projects are currently developing their own processors, mostly as open source in Verilog, VHDL or even Chisel, we miss the free process that actually manufactures these chips. So we're developing the "Libre Silicon" project, a portable semiconductor manufacturing process and technology, using only free and open source tools: We would like to introduce the project, who we are, what we are doing and where we are now.

The manufacturing is proprietary and has vendor lock-ins with triple NDAs – one for the process development kit (PDK), the technology itself; – one for the Standard Cell Library you can use to synthesize your RTL; – and even another one for the details of all purchase commitments.

Our purpose is a free and open, community based silicon manufacturing process (GitHub link) without any NDAs, a Standard Cell Library (GitHub link) not only for that process as well as a suitable, refurbished, new-written open source tool chain QtFlow (GitHub link).

During the last couple of months we already developed the first free 1µm process and are now close to manufacturing a first test wafer (GitHub link). Even though 1µm does not sounds very ambitious, this process node is still quite well documented in text books, robust and 5 Volt-tolerant.

Once we get a hang on this, the machinery park in the clean room allows us to shrink down to 500nm and less.

leviathan hsank Andreas Westerwick

https://fahrplan.events.ccc.de/congress/2018/Fahrplan/events/9410.html