LMARV-1 (Tangible RISC-V) Part 6: ALU, testing, instruction controller
Channel: Robert Baruch
Date: 2018-10-27

ALU bug and redesign, a new testing board, looking at various instructions, back-of-the-envelope design of an instruction controller, and thinking about how many machine cycles is one instruction cycle.