CMOS Circuits - Pull Down and Pull Up Network, PDN, PUN, Karnaugh Map, Digital Logic, NOT, NAND, XOR
Channel: IFE - TU Graz
Date: 2022-07-29

We have talked about CMOS inverters and transmission gates in one of our other videos, which use only two transistors. In this video we want to turn to more complex CMOS logic circuits with many more transistors in this video.

For this video you should know some basics about Boolean logic, which you can find in the video description. Also, if you haven't seen our first video on CMOS circuits, we recommend watching that one first.

We will talk about pull down networks (PDN) and pull up networks (PUN) or an Inverter, NAND and XOR gate and how to derive more complex digital logic functions. Furthermore we talk about, the Karnaugh or Karnaugh-Veitsch method and show an example on how to derive logic functions.

Chapters:
0:00 Intro
0:28 Basics and Revision of CMOS Inverter
1:27 NAND Gate
3:51 XOR Gate
5:03 More Complex Logic Functions
6:11 Karnaugh Map including Example
10:54 Conclusion

Additional Links:
- Video on CMOS Basics:
https://www.youtube.com/watch?v=CwL3ouoN7pE
- Institute of Electronics:
https://ife.tugraz.at
https://www.tugraz.at
- Social Media:
https://www.facebook.com/ife.tugraz.at
https://www.instagram.com/ife.tugraz.at
https://www.linkedin.com/company/ife-tugraz
- iMooX:
http://www.imoox.at

#digital #cmos #karnaugh