EE5332 L10.4 - Systolic array architectures for matrix multiplication
Channel: Nitin Chandrachoodan
Date: 19/03/2022

Matrix multiplication cast as a regular computation; mapping to systolic array architectures; overview of the TPU and other architectures for neural networks