EE5332 L10.3 - Systolic array architectures for the FIR filter
Channel: Nitin Chandrachoodan
Date: 2022-03-19

FIR filter as a basic RDG example; multiple mappings to systolic array architectures (mostly based on Parhi 1999 and Kung 1982)