Design of Testbenches Part 2| Reading and Writing from text files| Signal Monitoring Part - 22
Channel: Vipin Kizheppatt
Date: 2020-11-25

Source code
https://github.com/vipinkmenon/tutorialsOnVerilog/blob/main/fileHandling.zip