Mod-06 Lec-38 Xilinx Virtex Resource Mapping, IO Block
Channel: nptelhrd
Date: 03/09/2014

Digital System design with PLDs and FPGAs by Prof. Kuruvilla Varghese,Department of Electronics & Communication Engineering,IISc Bangalore.For more details on NPTEL visit http://nptel.ac.in.