L9.1 - Input/Output
Channel: Nitin Chandrachoodan
Date: 13/10/2020

Input/Output for a CPU; memory map; example Verilog