Reduced instruction set computer | Wikipedia audio article
Channel: wikipedia tts
Date: 13/01/2019

This is an audio version of the Wikipedia Article:
https://en.wikipedia.org/wiki/Reduced_instruction_set_computer


00:02:29 1 History and development
00:08:37 2 Characteristics and design philosophy
00:08:49 2.1 Instruction set philosophy
00:10:22 2.2 Instruction format
00:11:23 2.3 Hardware utilization
00:22:29 3 Comparison to other architectures
00:24:28 4 Use of RISC architectures
00:24:55 4.1 Low end and mobile systems
00:26:50 4.2 Workstations, servers, and supercomputers
00:28:17 5 See also



Listening is a more natural way of learning, when compared to reading. Written language only began at around 3200 BC, but spoken language has existed long ago.

Learning by listening is a great way to:
- increases imagination and understanding
- improves your listening skills
- improves your own spoken accent
- learn while on the move
- reduce eye strain

Now learn the vast amount of general knowledge available on Wikipedia through audio (audio article). You could even learn subconsciously by playing the audio while you are sleeping! If you are planning to listen a lot, you could try using a bone conduction headphone, or a standard speaker instead of an earphone.

Listen on Google Assistant through Extra Audio:
https://assistant.google.com/services/invoke/uid/0000001a130b3f91
Other Wikipedia audio articles at:
https://www.youtube.com/results?search_query=wikipedia+tts
Upload your own Wikipedia articles through:
https://github.com/nodef/wikipedia-tts
Speaking Rate: 0.8786608681483943
Voice name: en-US-Wavenet-F


"I cannot teach anybody anything, I can only make them think."
- Socrates


SUMMARY
=======
A reduced instruction set computer, or RISC (), is one whose instruction set architecture (ISA) allows it to have fewer cycles per instruction (CPI) than a complex instruction set computer (CISC). Various suggestions have been made regarding a precise definition of RISC, but the general concept is that such a computer has a small set of simple and general instructions, rather than a large set of complex and specialized instructions. For this reason RISC is sometimes given the backronym 'Relegate Interesting Stuff to the Compiler'. Another common RISC trait is their load/store architecture, in which memory is accessed through specific instructions rather than as a part of most instructions.
Although a number of computers from the 1960s and '70s have been identified as forerunners of RISCs, the modern concept dates to the 1980s. In particular, two projects at Stanford University and the University of California, Berkeley are most associated with the popularization of this concept. Stanford's MIPS would go on to be commercialized as the successful MIPS architecture, while Berkeley's RISC gave its name to the entire concept and was commercialized as the SPARC. Another success from this era was IBM's effort that eventually led to the Power Architecture. As these projects matured, a wide variety of similar designs flourished in the late 1980s and especially the early 1990s, representing a major force in the Unix workstation market as well as for embedded processors in laser printers, routers and similar products.
The many varieties of RISC designs include ARC, Alpha, Am29000, ARM, Atmel AVR, Blackfin, i860, i960, M88000, MIPS, PA-RISC, Power ISA (including PowerPC), RISC-V, SuperH, and SPARC. In the 21st century, the use of ARM architecture processors in smartphones and tablet computers such as the iPad and Android devices provided a wide user base for RISC-based systems. RISC processors are also used in supercomputers such as Summit, which, as of  November 2018, is the world's fastest supercomputer as ranked by the TOP500 project.