In Verilog , if the always@ block is executed sequentially , how do non-blocking statements work...
Channel: Roel Van de Paar
Date: 29/09/2021

In Verilog , if the always@ block is executed sequentially , how do non-blocking statements work since they are executed parallely?

Helpful?  Please support me on Patreon: https://www.patreon.com/roelvandepaar

With thanks & praise to God, and with thanks to the many people who have made this project possible! | Content (except music & images) licensed under CC BY-SA https://meta.stackexchange.com/help/licensing | Music: https://www.bensound.com/licensing | Images: https://stocksnap.io/license & others | With thanks to user Souhardya Mondal (electronics.stackexchange.com/users/56684), user Peter Green (electronics.stackexchange.com/users/88614), user dave_59 (electronics.stackexchange.com/users/38503), user alex.forencich (electronics.stackexchange.com/users/31018), and the Stack Exchange Network (electronics.stackexchange.com/questions/472545). Trademarks are property of their respective owners. Disclaimer: All information is provided "AS IS" without warranty of any kind. You are responsible for your own actions. Please contact me if anything is amiss at Roel D.OT VandePaar A.T gmail.com