VVWWA
A PPrroodduucctt--LLiinnee

DDAATTAASSHHEEEETT

VWA-50011 AAPower Controller for high data rateapplication

Description
The VWA-50011 AA is a power controller forhigh data rate application. it is used into the TX
modules that are used to drive the data to the MZ
LiNbO3 optical modulator. This type of device requires
a drive voltage of about 8 to 10V typically that has tobe continuously monitored and controlled. Thecontroller has been developed with the Jazz SBC18
process, using its high speed HBT option in order tointegrate the detector on chip. Therefore, the chip candirectly be used into a module as GaAs PA companion
with no additional diode detector.

Features Temperature and process compensated Dynamic range: linear from 0.2 to 1 Vp (nodamage): single ended input.
 2.9 to 3.3V voltage supply.
 Setting value from 0.3 to 1.8V full scale.
 External 50Ωresistor to the match the detector
input External capacitor for feedback loop stabilization.

For this type of application, the PA or data
driver is generally a GaAs distributed amplifier 100 KHz
to 15 GHz for a 10 Gbits/s application. Its output levelis coupled to the detector input in order to ensure alevel of about 1 Vpp. The controller input stage is apeak detector, linear in linear (means that the detector
output level is proportional to the amplitude of thesignal and not to the power in dBm).

Advantages

The power control principle consists incomparing the detected power value to an external
wanted (set) value; the control loop modifies the PAgain / power control DC voltage value in order tomatch the wanted value to the set value. If a voltage
ramp is applied to the set value, the PA output
amplitude increases linearly.

The driver characteristics dispersion (process) andvariation (temperature and aging) are compensated by
the control loop. A calibration at system level is nolonger required.

The specification is closely linked to the highdata rate application, where there is no need for ahigh control dynamic range, but for an accurate output
level control. The detector is very application-specific:
this is truly the part that has to be redesigned
accordingly to the frequency, the dynamic and theprocess. The main part, which is the controller core,has been designed in CMOS. It is a design platform
which is used into our controller family. The
specifications can be modified upon customer’s
requests.

 SONNET –SDH optical systems

The level control using the VWA 50011 AA does nothave to be at “system level” as it is classically done.
The controller includes a peak detector which isinternally compensated (temperature and process). The
output level is only linked to the Set Value, applied tothe controller, independently of (Output-Level) VS (Gain/ Level-Control) driver characteristics.

Applications
 OC192-STM64-10GE long haul transmission
 Single MZ modulator solutions
 RZ DPSK coding

Head Office : rue de la Croix Blanche - Immeuble LOGI – 78350 France
http://www.vectrawave.com
 + 33 (0)619 870 560
+33 (0)139 564 012
mail : info@vectrawave.com
VWA 50011 AAAA DS Rev 0.2 VectraWave Proprietary information subject to change without notice

September 09 p 1 /8

VVWWAA PPrroodduucctt--LLiinnee

DDAATTAASSH
HEEEETT
Simplified Functional Block Diagram

Vin ~ PowerPAPower
I1 ~ Vin

Peak detector

I2 ~ VSetVSet

PA gain / power control

High gain amplifier

I/VA part of the signal to the driver (PA) output is coupled to the peak detector. It uses two equivalentdevices, one being used as reference. The actual signal level is the difference between the detectedsignal and the reference. The detected signal level is compared to the wanted value VSet and a Highgain amplifier is used to close the loop. The signal to the High gain amplifier output, which control thedriver level, is such that Vin ~VSet.
A scalling and offset can be done thanks to the use of the gm (I/V) device, loaded by a resistor
depending on specific needs t is possible to have Vin (Driver Output Level) = αx VSet + β.
For the WVA 50011 AA, α~ 2, β= 0Head Office : rue de la Croix Blanche - Immeuble LOGI – 78350 France
http://www.vectrawave.com
 + 33 (0)619 870 560
+33 (0)139 564 012
mail : info@vectrawave.com
VWA 50011 AAAA DS Rev 0.2 VectraWave Proprietary information subject to change without notice

September 09 p 2 /8

DDAATTAASSH
HEEEETTVVWWAA PPrroodduucctt--LLiinnee

Pad list and description
Pad number

Pad Name

Description

1

VCC_bg2

Gnd_bgPOWER supply for the internal voltage / current
reference generator.
Voltage / current generator GROUND

3Gnd_ctrl

Main controller (including the detector) ground4pctrl5InRF

ANALOG output: sets the PA gain level according thesetting level (vset)
RF detector input

6CAP

ANALOG input / output: stabilization capacitor

7VCC_ctrl

POWER supply for the main controller part

8vset

ANALOG input. Driver level setting value

9enableDIGITAL: set the chip ON = 1 / OFF = 0

Loop_on

DIGITAL: opens the loop = 0 / closes the loop = 1
If Loop_on = 0, pctrl stays unchanged independently tovset and InRF.

10

Chip pad-out

VCC_ctrl

CAP

InRF

Vsetenablepctrl

Loop_on

VCC_bg

GND_bg

GND_ctrl

Head Office : rue de la Croix Blanche - Immeuble LOGI – 78350 France
http://www.vectrawave.com
 + 33 (0)619 870 560
+33 (0)139 564 012
mail : info@vectrawave.com
VWA 50011 AAAA DS Rev 0.2 VectraWave Proprietary information subject to change without notice

September 09 p 3 /8

DDAATTAASSH
HEEEETTVVWWA
A PPrroodduucctt--LLiinnee

Measurement setup:
Nominal operation
For a nominal operation condition with a given VSET, the control loop is:oInRF – peak detector – high gain stage – gain control buffer – pctrl

The PA output is coupled to the controller input InRF. The signal to InRF input has to be in the 0.2 to 1Vp range. The
PA output level is controlled by the pad pctrl connected to the PA gain / power control pin. An external capacitor(typically uF) has to be connected to CAP to stabilize the loop. The value required depends on the PA (Pout VS gaincontrol) transfer function.

VCC_ctrl

CAP

InRF

Vsetpctrl
enableLoop_on
VCC_bg

GND_bg

GND_ctrl

Power control characterization
The setup used to characterize the controller itself is slightly different to the previous one. The power source is directly
applied to the controller RF input (InRF) and then the control loop is:oVset – gm amplifier - high gain stage – gain control buffer – pctrl – (x-1)

An external inverter is required (x-1) to add 180° phase into the loop and ensure the stability. As the loop is notdesigned to be used this way, additional decoupling capacitors may be required as well.
In the test condition reference PA is no longer required

Head Office : rue de la Croix Blanche - Immeuble LOGI – 78350 France
http://www.vectrawave.com
 + 33 (0)619 870 560
+33 (0)139 564 012
mail : info@vectrawave.com
VWA 50011 AAAA DS Rev 0.2 VectraWave Proprietary information subject to change without notice

September 09 p 4 /8

DDAATTAASSHHEEEETT

VCC_ctrlx-1CAPVVWWA
A PPrroodduucctt--LLiinnee

InRFVset

pctrl
enableLoop_on
VCC_bg

GND_bg

GND_ctrl

Head Office : rue de la Croix Blanche - Immeuble LOGI – 78350 France
http://www.vectrawave.com
 + 33 (0)619 870 560
+33 (0)139 564 012
mail : info@vectrawave.com
VWA 50011 AAAA DS Rev 0.2 VectraWave Proprietary information subject to change without notice

September 09 p 5 /8

VVW
WA
A PPrroodduucctt--LLiinnee

DDA
ATTAASSH
HEEEETT
Overall Specification
Parameter
Power supply: VCC_ctrl and VCC_bg
Supply Voltage
Supply Current*
Shutdown Supply Current
InRF pad: detector input
Frequency Range (peak detector)
RF input voltage range (linear range)
Slope (VSet / VRF pp)
Intercept

Conditions

Min

VCC
Enable High
Enable Low

2.9

MaxUnits

63.3
101

VmA
uA

30
1

GHz
Vpp

0.2
RF freq=10 GHz
RF freq=10 GHz

RF Input Resistance**
RF Input Capacitance**
Digital inputs: enable and Loop_on
Logic Low
Logic High

1.8
0V

21kOhm
pF

0.8

VV

1.8

V
V/us
MOhm

VCC_ctrl
– 0.2

V

1.8

VSET pad: setting value
VSet Input Range
VSet slew rate
VSet Input Resistance (CMOS gate)pctrl pad: PA power control
Output Voltage Range (PA powercontrol)
Output Current
Output Slew Rate
Output Buffer Noise

Typ0.41630

Pctrl pin

No Capacitor on Filter

Die Size

0.2
1420
25

TBC

mA
V/uSnV/√Hz
0.980

mm^2

* Not including the current control to the PA** The 50Ωmatching is made with an external resistor

Head Office : rue de la Croix Blanche - Immeuble LOGI – 78350 France
http://www.vectrawave.com
 + 33 (0)619 870 560
+33 (0)139 564 012
mail : info@vectrawave.com
VWA 50011 AAAA DS Rev 0.2 VectraWave Proprietary information subject to change without notice

September 09 p 6 /8

DDAATTAASSH
HEEEETTVVWWA
A PPrroodduucctt--LLiinnee

On Chip Characteristics:
The following characteristics have been simulated using the “power control characterization” setup as previously
described. The power source is directly connected to the detector input and the loop is closed between pctrl andVSET
The simulations have been made over process for -40, 27 and 100°C

Head Office : rue de la Croix Blanche - Immeuble LOGI – 78350 France
http://www.vectrawave.com
 + 33 (0)619 870 560
+33 (0)139 564 012
mail : info@vectrawave.com
VWA 50011 AAAA DS Rev 0.2 VectraWave Proprietary information subject to change without notice

September 09 p 7 /8

VVW
WA
A PPrroodduucctt--LLiinnee

DDA
ATTA
ASSH
HEEEETT
Environment Parameters
Maximum ratings
Operating temperature (case)Symbols
TopMin-40

TypMax+100

Units°C

Handling
This product is sensitive to electrostatic discharge andshould not be handled except at a static freeworkstation. Take precautions to prevent ESD; usewrist straps, grounded work surfaces and recognizedanti-statictechniques
whenhandling
theVWA-50011 AA chip.

Care should be taken to avoid supply transient and overvoltage. Over voltage above the maximum specified inabsolute maximum rating section may cause permanent
damage to the device.

Head Office : rue de la Croix Blanche - Immeuble LOGI – 78350 France
http://www.vectrawave.com
 + 33 (0)619 870 560
+33 (0)139 564 012
mail : info@vectrawave.com
VWA 50011 AAAA DS Rev 0.2 VectraWave Proprietary information subject to change without notice

September 09 p 8 /8