Advanced Science And Novel Technology Company, Inc.
2790 Skypark Drive Suite 112, Torrance, CA 90505

Offices: 310-530-9400 / Fax: 310-530-9402
www.adsantec.com

ASNT6161-KMM
DC-17GHz Analog Signal Selector 1-of-4

Temperature-stabilized differential gain of approximately 0dB

1dB compression point of 0dBm

DC-to-1GHz broadband channel selector ports

Low jitter and limited temperature variation over industrial temperature rangeSingle +4.5V or -4.5V power supplyPower consumption: 2.1W

Fabricated in SiGe for high performance, yield, and reliabilityCustom CQFP 44-pin package

vcc
vee
vcc
gncrl0
vcc
sel1
vcc

vcc
gncrl3
vcc
qp

ASNT6161-KMM

sel2
vcc
gncrl1
vcc

vcc
qn
vcc

1

d3p
vcc
d3n
vcc

vcc
d2n
vcc

gncrl2
vcc
n/c
vcc

vcc
veevccd2p
Rev. 1.2.2

veevccFour differential CML-type input ports and one differential CML-type output port

vcc
d0p
vcc

d1n
vcc
d1p
vcc
d0n

DC to 17GHz broadband operationvcc

July 2019

Advanced Science And Novel Technology Company, Inc.
2790 Skypark Drive Suite 112, Torrance, CA 90505

Offices: 310-530-9400 / Fax: 310-530-9402
www.adsantec.com

DESCRIPTION
50
d0pd0n5050

d1pd1ngnpcrl
0/1/2/3
d2pd2n50505050

qpqn5050

d3pd3n50

sel1
sel2

Fig. 1. Functional Block Diagram

The temperature stable ASNT6161-KMM analog signal selector 1-of-4 is intended for use in high-speed
systems. The IC shown in Fig. 1 can deliver one of four different broad-band analog differential signals
d0p/d0n, d1p/d1n, d2p/d2n, and d3p/d3n to its differential output qp/qn with a nominal gain of 0dB.
The gain can be fine-tuned using the 4-pin control port gncrl0/1/2/3 with accuracy of 0.5dB as shown inTable 1.
Table 1. Gain Control

gncrl3 gncrl2 gncrl1 gncrl0 Gain, dB
Comments
0000-2.0
000
1-1.5
00
1
0-1.0
00
1
1-0.5
0
1
0
0
0.5
0
10
1
1.0
0
1
10
1.5
0
1
1
1
2.0
1XX
X0default state 1111
The active input selection is performed through the external high-speed dual port sel1/sel2 that isreferenced to vcc. The selection logic is shown in Table 2.
Table 2. Channel Selection

sel1 sel2 Input connected to output
00d0 (default state)
01d2
10d1
11d3
Rev. 1.2.22July 2019

Advanced Science And Novel Technology Company, Inc.
2790 Skypark Drive Suite 112, Torrance, CA 90505

Offices: 310-530-9400 / Fax: 310-530-9402
www.adsantec.com

The part’s I/Os support the CML-type interface with on chip 50Ohm termination to vcc, and may be useddifferentially, AC/DC coupled, single-ended, or in any combination (also see POWER SUPPLYCONFIGURATION). In the DC-coupling mode, the input signal’s common mode voltage should complywith the specifications shown in ELECTRICAL CHARACTERISTICS. In the AC-coupling mode, theinput termination provides the required common mode voltage automatically. The differential DC
signaling mode is recommended for optimal performance. In particular, the specified output commonmode voltage level is guaranteed only in case of external single-ended 50Ohm DC termination to vcc.

POWER SUPPLY CONFIGURATION
The part can operate with either a negative supply (vcc = 0.0V = ground), or a positive supply (vee =0.0V = ground). In case of a positive supply, all I/Os need AC termination when connected to any devices
with 50Ohm termination to ground. In any case, the input common mode voltage level is shifted downfrom vcc by a certain voltage of ΔVICM as specified in ELECTRICAL CHARACTERISTICS. To have theinput common mode voltage equal to ground, a floating negative supply scheme detailed in Fig. 2 should
be used.
For the best performance, the external 50Ohm terminations for the outputs should be connected to vcc,
but not to ground!
Different PCB layouts will be needed for each different power supply combination.
PSU1
ΔVICM

PSU2vcc

GND
Value specified
in Electrical
Characteristics

PSU1- G +PSU2- G +GND vcc

veea.

vee
b.

Fig. 2. Floating Negative Supply Scheme: Potential Diagram (a) and Schematic (b)All the characteristics detailed below assume vcc = 0.0V = ground.

ABSOLUTE MAXIMUM RATINGS
Caution: Exceeding the absolute maximum ratings shown in Table 3 may cause damage to this productand/or lead to reduced reliability. Functional performance is specified over the recommended operating
conditions for power supply and temperature only. AC and DC device characteristics at or beyond theabsolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced toground (assumed vcc).
Rev. 1.2.2

3July 2019

Advanced Science And Novel Technology Company, Inc.
2790 Skypark Drive Suite 112, Torrance, CA 90505

Offices: 310-530-9400 / Fax: 310-530-9402
www.adsantec.com

Table 3. Absolute Maximum RatingsParameter
Supply Voltage (vee)Power Consumption
RF Input Voltage Swing (SE)
Case Temperature
Storage Temperature
Operational Humidity
Storage Humidity

Min-401010Max-5.52.6
1.0+90+1009898

UnitsVWVºCºC%%TERMINAL FUNCTIONTERMINAL
Name No.
Type
d0pd0nd1pd1nd2pd2nd3pd3nqp
qn262830
32
468
1019
17sel1
sel2
gncrl0gncrl1
gncrl2
gncrl3

39
41
37
43
1521

Namevccveen/cRev. 1.2.2

CML type
CML type
CML type
CML type
CML typeDESCRIPTION
High-speed Signals
Differential high speed data inputs with internal SE 50Ohm
termination to vcc

Differential high speed data outputs with internal SE 50Ohm
termination to vcc. Require external SE 50Ohm termination to vcc
Control Signals
SEHigh-speed input with selectable logic levels, (active: low; default:high). For the selection logic see Table 2
SE
CMOS Low-speed input with internal 10KOhm termination to vcc. For theCMOS control logic see Table 1
CMOS
CMOS
Supply and Termination Voltages
Description
Pin Number
Positive power supply rail
1, 3, 5, 7, 9, 11, 12, 14, 16, 18, 20, 22,23, 25, 27, 29, 31, 33, 34, 36, 38, 40,42, 44
Negative power supply rail
2, 24, 35
Not connected pins

134July 2019

Advanced Science And Novel Technology Company, Inc.
2790 Skypark Drive Suite 112, Torrance, CA 90505

Offices: 310-530-9400 / Fax: 310-530-9402
www.adsantec.com

ELECTRICAL CHARACTERISTICSPARAMETERMIN
TYP MAXUNIT
COMMENTS
General Parameters
-4.7
-4.5
-4.3
V
±4.5%
vee0.0V
External ground
vcc
Ivee
475mA
Power consumption
2140mW
Junction temperature-2550
125°C
Input Analog (d0p/d0n, d1p/d1n, d2p/d2n, d3p/d3n)
Bandwidth
DC17GHz-3dB
Common mode levelvcc-0.65 vcc-0.55 vcc-0.45
mV
Input Noise Density
1.5nV/sqrt(Hz)S11-30dB
at 1GHz-8dB
at 20GHz
Output Analog (qp/qn)
Bandwidth
DC17GHz-3dB
Common mode levelvcc-0.55
V
With external 50Ohm
DC termination to vcc
S22-27dB
at 1GHz
Small Signal Differential Gain -2.00.0+2.0dB
Output referred 1dB0dBm
Single-Ended, 25GHzCompression Point
2nd harmonic-55
dBc
at 1GHz-35
dBc
at 20GHzrd3 harmonic-55
dBc
at 1GHz-40
dBc
at 20GHz
Low-Speed Controls (gncrl 0/1/2/3)
High logic level
Vvcc
Low logic level
Vvee
High-Speed Control (sel1, sel2)
Bandwidth1
GHzHigh logic level
Vvcc
Low logic levelvcc-3.3
V-2.4V default state
Input current
10uA
sink or source

Rev. 1.2.2

5July 2019

Advanced Science And Novel Technology Company, Inc.
2790 Skypark Drive Suite 112, Torrance, CA 90505

Offices: 310-530-9400 / Fax: 310-530-9402
www.adsantec.com

PACKAGE INFORMATIONThe chip die is housed in a custom 44-pin CQFP package shown in Fig. 3. The package provides a center
heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for thissection to be soldered to the vcc plain, which is ground for a negative supply, or power for a positivesupply.
The part’s identification label is ASNT6161-KMM. The first 8 characters of the name before the dashidentify the bare die including general circuit family, fabrication technology, specific circuit type, and partversion while the 3 digits after the underscore represent the package’s manufacturer, type, and pin out
count.
This device complies with the Restriction of Hazardous Substances (RoHS) per EU 2002/95/EC for all six
substances.

Fig. 3. CQFP 44-Pin Package Drawing (All Dimensions in mm)

Rev. 1.2.2

6July 2019

Advanced Science And Novel Technology Company, Inc.
2790 Skypark Drive Suite 112, Torrance, CA 90505

Offices: 310-530-9400 / Fax: 310-530-9402
www.adsantec.com

REVISION HISTORY
Revision
1.2.2
1.2.1
1.1.1
1.0.1

Date
07-2019
02-2018
08-201708-20170.1.1
0.0.108-2017
08-2016

Rev. 1.2.2

Changes
Updated Letterhead
Corrected Table 2. Channel Selection (d1 and d2 swapped)
Corrected power supply valueFirst release
Corrected pinout diagram
Corrected bandwidth
Corrected description
Corrected bandwidth
Preliminary release

7July 2019