CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

40GBASE QSFP SR4CAQS-MPO400-SR4TFeatures

4 channels full-duplex transceiver modules

Transmission data rate up to 10.5Gbps per channelCompliant with QSFP MSA



4 channels 850nm VCSEL array

4 channels PIN photo detector array

Low power consumption <1.5W

Hot Pluggable QSFP form factorMaximum link length of 100m on OM3 Multimode
Fiber (MMF) and 150m on OM4 MMF

MPO12 connector receptacle

Built-in digital diagnostic functions

Operating case temperature -40°C to +85°C

3.3V power supply voltage

RoHS compliant(lead free)

Applications
IEEE 802.3ba 40G Ethernet

Infiniband transmission at 4ch SDR, DDR and QDRDescription
The CAQS-MPO400-SR4T is a Four-Channels, Pluggable, Parallel, Fiber-Optic QSFP form factor for 40
Gigabit Ethernet Applications. This transceiver is a high performance module for short-range multi-lane datacommunication and interconnection applications. It integrates four data lanes in each direction with
4x10.3125Gbps bandwidth. Each lane can operates at 10.3125Gbps up to 100 m using OM3 fiber or 150 musing OM4 fiber. These modules are designed to operate over multimode fiber systems using a nominal
wavelength of 850nm. The optical interface uses a 12 fiber MTP (MPO) connector. This module incorporates
CA OPTRONICS GROUP proven circuit and VCSEL technology to provide reliable long life, high performance,andconsistent service.

CA OPTRONICS GROUP INC

www.caoptronicsgroup.com+1-510-366-7353

1

CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

Figure 1. Module Block Diagram
Absolute Maximum Ratings
Parameter
Supply Voltage
Input Voltage
Storage Temperature
Case Operating Temperature
Humidity (non-condensing)Symbol
Vcc
VinTs
Tc
Rh

Min-0.3-0.3-20-405Max
3.6
Vcc+0.3
85
8595

Unit
VVºCºC%

Recommended Operating Conditions
Parameter
Supply Voltage
Operating Case Temperature
Data Rate Per Lane
Humidity
Power Dissipation
Fiber Bend Radius

SymbolVcc
Tc
fdRh
PmRbMin3.13-40

Typical
3.3

Max
3.47
85

Unit
VºC
Gbps%Wcm

10.3125585
1.5

3Electrical Specifications
Parameter
Differential Input ImpedanceDifferential Output ImpedanceDifferential Input Voltage Amplitude1
Differential Output Voltage Amplitude2
CA OPTRONICS GROUP INC

SymbolZin
Zout
ΔVin
ΔVout

www.caoptronicsgroup.com

Min9090300500

Typical100100

Max1101101100
800+1-510-366-7353

Unitohmohm
mVp-p
mVp-p2CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

Skew
Bit Error Rate
Input Logic Level High
Input Logic Level Low
Output Logic Level High
Output Logic Level Low

Sw
BER
VIH
VIL
VOH
VOL

2.0
0
VCC-0.50300
1E-12
VCC
0.8
VCC0.4ps
V
VV
V

Note:
1. Differential input voltage amplitude is measured between TxnP and TxnN.
2. Differential output voltage amplitude is measured between RxnP and RxnN.

Optical Characteristics
Parameter

SymbolMin

TypicalMax

Unit

840

850860

nm

0.65

nm

2.4

dBm

3dBm

3.5

dB-dB-30

dB

Transmitter
Lane Wavelength Rangeλc

RMS Spectral Width∆λAverage Launch Power (each lane)

Pout-7.6

Optical Modulation Amplitude (each lane)
Transmitter and dispersion penalty (TDP), eachlane
Extinction Ratio
Average Launch Power of OFF Transmitter (eachlane)
Eye Mask Coordinates1:X1, X2, X3, Y1, Y2, Y3

OMA-5.6-

TDECER3-

Poff{0.23, 0.34, 0.43, 0.27, 0.35, 0.4}
Receiverλc

Center Wavelength

840

Stressed Receiver Sensitivity in OMA2
Average Power at Receiver
Input (each lane)
Receiver ReflectanceRR

LOS Assert

LOSA

LOS De-Assert – OMA

LOSDLOS Hysteresis

LOSH

850

860

nm

-5.4

dBm

-9.5

dBm
-12-30

dBdBm

-14
0.5

dBm
dB

Note:
1. Hit Ratio = 1×10-12
2. Measured with conformance test signal at TP3 for BER=10-12

Pin Description
CA OPTRONICS GROUP INC

www.caoptronicsgroup.com+1-510-366-7353

3CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

Pin1234567891011121314151617181920212223242526272829303132333435363738

Logic
CML-I
CML-I
CML-I
CML-I
LVTTL-ILVTTL-I
LVCMOS-I
LVCMOS-I/O
CML-O
CML-O
CML-O
CML-O

CML-O
CML-O
CML-O
CML-O
LVTTL-O
LVTTL-O

LVTTL-I
CML-I
CML-I
CML-I
CML-I

SymbolGND
Tx2Tx2+
GND
Tx4Tx4+GND
MODSEIL
ResetLVCCRxSCL
SDA
GND
RX3+
RX3GND
RX1+
RX1GNDGND
RX2RX2+GND
RX4RX4+GND
ModPrsL
IntL
VCCTx
VCC1
LPModeGND
Tx3+
Tx3GND
Tx1+
Tx1GND

Name/Description
Module Ground1
Transmitter inverted data input
Transmitter non-inverted data input
Module Ground1
Transmitter inverted data input
Transmitter non-inverted data input
Module Ground1
Module Select2
Module Reset2+3.3V Receiver Power Supply
2-wire Serial interface clock2
2-wire Serial interface data2
Module Ground1
Receiver non-inverted data output
Receiver inverted data output
Module Ground1
Receiver non-inverted data output
Receiver inverted data output
Module Ground1
Module Ground1
Receiver inverted data output
Receiver non-inverted data output
Module Ground1
Receiver inverted data output
Receiver non-inverted data output
Module Ground1
Module Present, internal pulled down to GND
Interrupt output, should be pulled up on host board2+3.3V Transmitter Power Supply+3.3V Power Supply
Low Power Mode2
Module Ground1
Transmitter non-inverted data input
Transmitter inverted data input
Module Ground1
Transmitter non-inverted data input
Transmitter inverted data input
Module Ground1

Note:1. Module circuit ground is isolated from module chassis ground within the module.
2. Open collector should be pulled up with 4.7K to 10K ohms on host board to a voltage between 3.15V and3.6V.

CA OPTRONICS GROUP INC

www.caoptronicsgroup.com+1-510-366-7353

4

CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

Figure 2. Electrical Pin-out Details
ModSelL Pin
The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communicationcommands. The ModSelL allows the use of multiple QSFP modules on a single 2-wire interface bus. When theModSelL is "High", the module will not respond to any 2-wire interface communication from the host. ModSelL
has an internal pull-up in the module.

ResetL PinReset. LPMode_Reset has an internal pull-up in the module. A low level on the ResetL pin for longer than theminimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to theirdefault state. Module Reset Assert Time (t_init) starts on the rising edge after the low level on the ResetL pin isreleased. During the execution of a reset (t_init) the host shall disregard all status bits until the module indicatesa completion of the reset interrupt. The module indicates this by posting an IntL signal with the Data_Not_Readybit negated. Note that on power up (including hot insertion) the module will post this completion of reset interrupt
without requiring a reset.

LPMode Pin
CA OPTRONICS GROUP QSFP28 modules operate in the low power mode (less than 1.5 W power
consumption). This pin active high will decrease power consumption to less than 1W.

ModPrsL Pin
ModPrsL is pulled up to Vcc on the host board and grounded in the module. The ModPrsL is asserted "Low"when the module is inserted and deasserted "High" when the module is physically absent from the hostconnector.

IntL Pin
IntL is an output pin. When asserted "Low", it indicates a possible module operational fault or a status critical tothe host system. The host identifies the source of the interrupt by using the 2-wire serial interface. The IntL pin is
an open collector output and must be pulled up to Vcc on the host board.

CA OPTRONICS GROUP INCwww.caoptronicsgroup.com+1-510-366-7353

5

CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

Power Supply Filtering
The host board should use the power supply filtering shown in Figure 3.

Figure 3. Host Board Power Supply Filtering

Optical Interface Lanes and Assignment
The optical interface port is a male MPO connector .The four fiber positions on the left as shown in Figure 4, withthe key up, are used for the optical transmit signals (Channel 1 through 4). The fiber positions on the right are usedfor the optical receive signals (Channel 4 through 1). The central four fibers are physically present.

Figure 4. Optical Receptacle and Channel Orientation

CA OPTRONICS GROUP INC

www.caoptronicsgroup.com+1-510-366-7353

6CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

DIAGNOSTIC MONITORING INTERFACE (OPTIONAL)
Digital diagnostics monitoring function is available on all CA OPTRONICS GROUP QSFP transceivers. A 2wire serial interface provides user to contact with module.
The structure of the memory is shown in Figure 5. The memory space is arranged into a lower, single page,address space of 128 bytes and multiple upper address space pages. This structure permits timely access toaddresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial
ID information and threshold settings, are available with the Page Select function.
The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order toenable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL, has been asserted,
the host can read out the flag field to determine the affected channel and type of flag.

Figure 5. QSFP28 Memory Map

CA OPTRONICS GROUP INC

www.caoptronicsgroup.com+1-510-366-7353

7

CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

Figure 6. Low Memory Map

Figure 7. Page 03 Memory Map

CA OPTRONICS GROUP INC

www.caoptronicsgroup.com+1-510-366-7353

8

CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

Figure 8. Page 00 Memory Map
Page02 is User EEPROM and its format decided by user.
The detail description of low memory and Page 00, Page 03 upper memory please see SFF-8436 document.

Timing for Soft Control and Status FunctionsParameterInitialization Time
Reset Init Assert TimeCA OPTRONICS GROUP INC

SymbolMaxUnitt_init

2000

ms

t_reset_init

2μs

Conditions
Time from power on1, hot plug or rising edge ofReset until the module is fully functional2
A Reset is generated by a low level longer thanthe minimum reset pulse time present on the

www.caoptronicsgroup.com+1-510-366-7353

9CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

Serial Bus Hardware
Ready Time
Monitor Data ReadyTime

t_serial

2000

mst_data

2000

msReset Assert Timet_reset2000

ms

LPMode Assert Time

ton_LPMode

100μston_IntL200

ms

IntL Assert Time
IntL Deassert Time

toff_IntL

500

μs

Rx LOS Assert Time

ton_los100

ms

Tx Fault Assert Time

ton_Txfault

200

ms

Flag Assert Time

ton_flag200

ms

Mask Assert Time

ton_mask

100

ms

Mask Deassert Time

toff_mask

100

ms

ModSelL Assert Time

ton_ModSelL

100μs

ModSelL Deassert Time

toff_ModSelL

100μs

ton_Pdown

100

ms

toff_Pdown

300

ms

Power_over-ride orPower-set Assert TimePower_over-ride orPower-set Deassert

Time from power on1 until module responds todata transmission over the 2-wire serial bus
Time from power on1 to data not ready, bit 0 of
Byte 2, deasserted and IntL asserted
Time from rising edge on the ResetL pin until themodule is fully functional2
Time from assertion of LPMode (Vin: LPMode=VIH)
until module power consumption enters lower
Power Level
Time from occurrence of condition triggering IntL
until Vout: IntL=VOL
Time from clear on read3 operation of associatedflag until Vout: IntL=VOH. This includes deassert
times for Rx LOS, Tx Fault and other flag bits.
Time from Rx LOS state to Rx LOS bit set and IntLasserted
Time from Tx Fault state to Tx Fault bit set andIntL asserted
Time from occurrence of condition triggering flagto associated flag bit set and IntL asserted
Time from mask bit set4 until associated IntL
assertion is inhibited
Time from mask bit cleared4 until associated IntlL
operation resumes
Time from assertion of ModSelL until module
responds to data transmission over the 2-wireTime from deassertion of ModSelL until themodule does not respond to data transmission
over the 2-wire serial bus
Time from P_Down bit set4 until module power
consumption enters lower Power Level
Time from P_Down bit cleared4 until the module isfully functional3Note：
1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum
specified value.
2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 deasserted.
3. Measured from falling clock edge after stop bit of read transaction.
4. Measured from falling clock edge after stop bit of write transaction.

Mechanical Dimensions

CA OPTRONICS GROUP INC

www.caoptronicsgroup.com+1-510-366-7353

10

CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

Figure 9. Mechanical Specifications

Regulatory ComplianceFeatureLaser Safety
Environmental protection

CE EMCStandard
IEC 60825-1:2014 (Third Edition)
2011/65/EU
EN55032：2015
EN55035
EN61000-3-2:2014
EN61000-3-3:2013

FCC

FCC Part 15, Subpart B; ANSI C63.4-2014

Product Safety

EN/UL/IEC 60950-1, 2nd Edition, 2014-10-14

References
1. QSFP MSA
2. Ethernet 40GBASE-SR4 IEEE802.3ba
3. Directive 2011/65/EU of the European Parliament and of the Council, “on the restriction of the use of certain
hazardous substances in electrical and electronic equipment,” July 1, 2011.
CA OPTRONICS GROUP INCwww.caoptronicsgroup.com+1-510-366-7353

11

CAQS-MPO400-SR4T 40GBASE QSFP SR4 R01

CAUTION:Use of controls or adjustment or performance of procedures other than those specified herein may result inhazardous radiation exposure.

Ordering Information
Part Number

ProductDescription
QSFP 40GBASE-SR4, 100m on OM3 (MMF) and 150m on OM4 MMF;

CAQS-MPO400-SR4T

Operating case temperature -40°C to +85°C.

Important Notice
Performance figures, data and any illustrative material provided in this data sheet are typical and must be
specifically confirmed in writing by CA OPTRONICS GROUP before they become applicable to any particularorder or contract. In accordance with the CA OPTRONICS GROUP policy of continuous improvement
specifications may change without notice.
The publication of information in this data sheet does not imply freedom from patent or other protective rights of
CA OPTRONICS GROUP or others. Further details are available from any CA OPTRONICS GROUP sales
representative.

E-mail:sales@caoptronicsgroup.com
Official Site:www.caoptronicsgroup.com

CA OPTRONICS GROUP INC

www.caoptronicsgroup.com+1-510-366-7353

12