OLED SPECIFICATION
Model No:

WEO002002A

General Specification
ItemDimension

Unit

Number of Characters

20 Characters x 2 Lines－Module dimension

84.5 x 19.28 x 2.17mm

View area

75.52 x 13.52mm

Active area

73.52 x 11.52mm

Dot size

0.62 x 0.67mm

Dot pitch

0.65 x 0.70mm

Character size

3.22 x 5.57mm

Character pitch

3.70 x 5.95mm

LCD type

OLED , Monochrome

Duty

1/16

IC

SSD1311

WEO002002A

第 1 頁，共 6 頁

Contour Drawing & Block Diagram
118.30

Remove Tapet=0.15mm Max

Polarizer t=0.21mm

0.40
P0.7*32=22.40±0.05
23.80±0.2

Protective Tape
11*8*0.05mm

0.80±0.1

0.10±0.03
0.90
1.80±0.3
3.60±0.2

2- R
0. 510.00

Contact side

Contact sideshade chip t = 0.16mm

18
D01NC2
VSL19
D13VSS20
D24 REGVDD 21
D35SHLC
22
D46SHLS
23
D524
D67
VDD
8
VDDIO 25
D79BS026
IREF
10BS127
ROM0BS2
ROM11128
GPIO
OPR0122930
13
CS#
OPR1RES#
1431 VCOMH
1532
D/C#
VCC
16 R/W#(WR#) 33
NC17 E(RD#)

Segment 49(Column 2)

Segment 10(Column 80)

1.89

2.20

31.13
(Reference Mechnical Design)

Segment 50(Column 79)
Common 15(Row 16)
Common 0(Row 1)

Segment 99(Column 1)

The non-specified tolerance of dimension is

3.70
3.22

0.48

0.67
0.70

5.57

0.38

0.65
0.62
5.95

2.17±0.2

33

01

2-10.00±0.3?

22.00(Alignment Mark)0.10±0.03

2.88

3.88

19.28±0.2
18.28±0.2 (Polarizer)
13.52(VA)
11.52(AA)

0.50

0.50
3.20
3.70

13.75±0.384.50±0.280.50±0.2
79.50±0.2 (Polarizer)
75.52(VA)
73.52(AA)SCALE:3/1

WEO002002A第 2 頁，共 6 頁

0.3mm.

Interface Pin Function
Pin No.

SymbolPin TypeDescription

1NC－No connection

2VSLP

3VSS

P

This is segment voltage (output low level) reference pin.
When external VSL is not used, this pin should be left open.
When external VSL is used, connect with resistor and diode toground (details depend on application).
Ground pin. It must be connected to external ground.

4REGVDD

I

5SHLC

I

Internal VDD regulator selection pin in 5V I/O application mode.
When this pin is pulled HIGH, internal VDD regulator is enabled(5V I/O application).
When this pin is pulled LOW, internal VDD regulator is disabled(Low voltage I/O application).
This pin is used to determine the Common output scanningdirection.
COM scan direction
SHLC
106SHLSINote(1) 0 is connected to VSS(2) 1 is connected to VDDIOThis pin is used to change the mapping between the display data
column address and the Segment driver.
SEG scan direction
SHLS
107

VDDP8VDDIO

P9BS0ICOM scan direction
COM0 to COM31(Normal)
COM31 to COM0(Reverse)

SEG direction
SEG0 to SEG99
SEG99 to SEG0(Normal)(Reverse)

Note(1) 0 is connected to VSS(2) 1 is connected to VDDIOPower supply for core logic operation.
VDD can be supplied externally or regulated internally.
In LV IO application (internal VDD is disabled), this is a power
input pin.
In 5V IO application (internal VDD is enabled), VDD is regulated
internally from VDDIO.
A capacitor should be connected between VDD and VSS under all
circumstances.
Low voltage power supply and power supply for interface logic
level in both Low Voltage I/O and 5V I/O application. It shouldmatch with the MCU interface voltage level and must beconnected to external source.
MCU bus interface selection pins. Select appropriate logic

WEO002002A

第 3 頁，共 6 頁

10BS1

11BS2

setting as described in the following table. BS2, BS1 and BS0 arepin select.
Bus Interface selection

12GPIO

I/O

13

CS#

I

14RES#

I

15

D/C#

I

16

R/W#(WR#)INote(1) 0 is connected to VSS(2) 1 is connected to VDDIO
It is a GPIO pin. Details refer to OLED command DCh.
This pin is the chip select input connecting to the MCU.
The chip is enabled for MCU communication only when CS# ispulled LOW (active LOW).
In I2C mode, this pin must be connected to VSS.
This pin is reset signal input.
When the pin is pulled LOW, initialization of the chip is executed.
Keep this pin pull HIGH during normal operation.
This pin is Data/Command control pin connecting to the MCU.
When the pin is pulled HIGH, the data at D[7:0] will beinterpreted as data.
When the pin is pulled LOW, the data at D[7:0] will be transferred
to a command register.
In I2C mode, this pin acts as SA0 for slave address selection.
When serial interface is selected, this pin must be connected toVSS.
This pin is read / write control input pin connecting to the MCUinterface.
When 6800 interface mode is selected, this pin will be used as
Read/Write (R/W#) selection input. Read mode will be carried out
when this pin is pulled HIGH and write mode when LOW.
When 8080 interface mode is selected, this pin will be the Write(WR#) input. Data write operation is initiated when this pin ispulled LOW and the chip is selected.
When serial or I2C interface is selected, this pin must beconnected to VSS.

WEO002002A

第 4 頁，共 6 頁

17E(RD#)

I

18

D0I/O

19

D120

D221

D322

D423

D524

D625

D726

IREF

I

27

ROM0I

28

ROM129OPR030OPR1I

This pin is MCU interface input.
When 6800 interface mode is selected, this pin will be used as theEnable (E) signal.
Read/write operation is initiated when this pin is pulled HIGH andthe chip is selected.
When 8080 interface mode is selected, this pin receives the Read(RD#) signal. Read operation is initiated when this pin is pulled
LOW and the chip is selected.
When serial or I2C interface is selected, this pin must beconnected to VSS.
These pins are bi-directional data bus connecting to the MCU databus.
Unused pins are recommended to tie LOW.
When serial interface mode is selected, D0 will be the serial clock
input: SCLK; D1 will be the serial data input: SID and D2 will be
the serial data output: SOD.
When I2C mode is selected, D2, D1 should be tied together andserve as SDAout, SDAin in application and D0 is the serial clock
input, SCL.

This pin is the segment output current reference pin.
IREF is supplied externally.
A resistor should be connected between this pin and VSS tomaintain current of around 15uA.
These pins are used to select Character ROM; select appropriate
logic setting as described in the following table. ROM1 andROM0 are pin select as shown in below table:
Character ROM selection

Note(1) 0 is connected to VSS(2) 1 is connected to VDDIOThis pin is used to select the character number of charactergenerator.
Character RAM selection

Note(1) 0 is connected to VSS(2) 1 is connected to VDDIO
WEO002002A

第 5 頁，共 6 頁

31VCOMH

P32VCC

P33

NC－COM signal deselected voltage level.
A capacitor should be connected between this pin and VSS.
No external power supply is allowed to connect to this pin.
Power supply for panel driving voltage. This is also the mostpositive power voltage supply pin. It is supplied by external highvoltage source.
No connection

WEO002002A

第 6 頁，共 6 頁

Absolute Maximum Ratings
ItemSymbol

MinMaxUnit

VI-0.3

VDD

VSupply Voltage For Logic

VDD-VSS-0.3

3.6

V

Operating TemperatureTOP-40+80℃

Storage Temperature

TST-40+80℃

Input Voltage

Electrical Characteristics
Item

SymbolCondition

Min

TypMax

Unit

Supply Voltage For Logic

VDD-VSS－

2.8

3.03.3V

Supply Voltage For Display

VCC－8910V

Input High Volt.

VIH－0.8 VDD－－V

Input Low Volt.

VIL

－－－

0.2VDDV

Output High Volt.

VOH

IOH=-0.5mA 0.9 VDD－－V

Output Low Volt.

VOL

IOL=0.5mA－－

0.1 VDD

VICC

VCC=9V141518mA

50% Check Board operating
Current

WEO002002A

第 7 頁，共 6 頁