4E-06

9:<87=AB>?
NEPICDLMJOFGHK@;63R S U/ V0 XW 2Q
fjokabe,sakai,tanakag@mtl.t.u-tokyo.ac.jp

controle

Y[^_^_1 T_\]Z4 31e`gc1ô¸´¬ä¼ ¸;8âSçG£Û
js FPGA (Field Programmable Gate Array)  I¢¡ 9ÞTò£ò 189CPLD (Complex Plogrammable Logic Device) ÄÑ­ÍÈÃÏ¼À§´Ôàzñ5£óz 9
activetask 1¡ÄÑ­ÍÈÃÏ¼À§´£Ùz8¥Ï°ÎµÊ£¿ ¾¨©¥:I <7Ô£?z 9Î¯ÒÂ¦«ËÍÃÏ¯ÒÁË »¦Ò­¿ ¾¨©¥êSJ'ö·Â½¨©¥êSwÙö£ú|z 8ðzî6êS<7F
task 2
liI¢¡z [1]9Oj8¯Ò»ª´½£1ô6:ÙÈÏ¹¯Ò»ª´½ÄÑ­ÍÈÃÏ¼À§´D¡z [2]9{¼À§´¯Ò»ª´½£1ô6z task 3
8NG÷£I{ùí z7äI{ 98¯Ò»ª´½£1ô68¿ ¾¨©
¥>z{êS£I{5.tselectz [3]9
8P~zÿ2 NG÷£I{.tyò 1: ¸´¬âS²´»Ê
9~8NG÷£I{¸§ÉÒ­õEùí*ÿ2NG÷âS£I{Mqy 9UP~zNG÷£:QõE ùíq2.2qndrs
z9
8PUJ'NG÷I| ÄÑ­ÍÈÃÏ¼²´»Êpy Bä 1 ¸´¬~:IÀ§´£#Î¯ÒÂ¦«ËÍÃÏ²´»Ê$ ¡zz972áz~¸´¬:I¡ 9£I{9¸´¬'x1ôÆ ³G÷¡ 9¸´¬p¸´¬pP~z & Æ ³.
|£õE âSçG(R 9¡!+âSç
2^_addfjhGåz9yâS²´»Ê~¸´¬
2.1^_addlppÜW¡ 9¡!+âS²´»ÊBäÜWï-8Ð³´¸pØ£46
$ ²´»Ê8æÓ ¸´¬êSI ¸´¬!ï-46£I{¢¡z O8ou3¸´¬êS£I{û9Úy {¥ÄÎ® ²ÌÒ£# 9âS²´ ÜWï-¯Ò»ª´½£¤z ¶Ð¬¸»Ê¸´¬.¢QDR¸´¬î6£ k!4(}9{ 83¸´¬ pØ£4698¶Ð¬¸Ð³´¸8¸´¬p!ï:I¡ ï-Õ:I£I{ 9 £0C.t 9:Q¸´¬0C£I{Q8¶Ð¬¸Ð³´¸pØ£4(}z3 \Proposal of Recon gurable System Using Fine Grain Recon¶º½}0C¡ 9g"
Jun Okabe, Shuichi Sakai, Hidehiko Tanaka:Q¸´¬.|%+{:I¡ 9University of Tokyo, Graduate School of Engineering, ¸´¬.|Úè
7-3-1 Hongo, Bunkyo-ku, Tokyo 113-8656, JapanDRÜWï-£4( .|¸´¬,* ÜWï-£¶º½

gtahcubZ[Ydli# ¿ ¾¨©¥æÓG%8ÈÏ¹¯Ò»ª´½ÄÑ­ÍÈÃÏ¼À§´£# 9
8ßXSÃÑº¬Ð³´¸*@,¡z £# (ò 2)9Ð³´¸*@,¡z 
8!Ð³´¸pØ£3Æ ³4(ã ï-4(I| 9ï-0C3
Æ ³4(¡z ¼ ¸£ÕI| 92.3~v ÿ2 9¸´¬r98DRnzz ¸´¬øK£46 :I¡ 9¸´¬.|£I{ÿ28¸´¬øK¸´¬pÿï-£4(Æ ³øK,*ü£46 9,*ü£0ë8ï-4(0C£I{9¸´¬:Iv£I{ÿ28¸´¬.|Ú£= .|£I{38£A9Q1ô¸´¬:IÚyìL8y~k¡Öé&¸´¬£:I ~k 9¸´¬ä¼ ¸=£±Ç ½ ÿ28¸´¬~$¡¼ ¸£46}8¸´¬.¢Q¸´¬¼ ¸£ 95yv)1ÿ)1êS£I{ÿ28âSçG;£I{ÿ2¢~¡ 9)¸´¬~¼ ¸£= §Ò¸Â© ´8)¸´¬£èn §Ò¸Â© ´(R 93.2

selselbuffer

inoutlogicregfbg²´»Ê!+âSçG8¸´¬.|~I¢z98¸´¬pI¢¡z .
|õEå×z9DR 2 ÐÅÏ~HVzz8G%£Ý"G 8õEMqyPUNGmLâS.t 2¢¡ 9
8{zÝ"G%£4( ¿ ¾¨©¥&çG£$ý- ûÚy 94

ò 2: ¿ ¾¨©¥G%
Yu\a]`edlp²´»Ê/2:Iÿ2õEÿ2¢~¡9:Iÿ2:Q¸´¬)1£I{ÿ2y 9õEÿ2:Iÿ2£âS 9:Iÿ2û 1 ¸´¬~:I¡z9õEÿ2¸´¬.
|8¸´¬ä¼ ¸=£±Ç ½ 93okv
õEÿ28¸´¬âS£I{ÿ28¸´¬ä¼ ¸=£±Ç ½ ÿ2¢~¡ 9¸´¬âS£I{ÿ28DRIz ¸´¬r98¸´¬.|Qï-4( ï-0C8¸´¬.|Ú£=þ¸´¬£:I
3.1xmwz[1] {, \Recon gurable Computing System #
{Computer Evolution  {",  , Vol. 96, No.

426, pp. 111-118(1996).
[2] T.Fujii, K.Fuuta, M.Motomura, M.Nomura, M.Mizuno,K.Anjo, K.Wakabayashi, Y.Hirota, Y.Nakazawa, H.Ito,M.Yamashina, \A Dynamically Recon gurable Logic Engine with a Multi-Context/Multi-Mode Uni ed-Cell Architecture", Proc. Intl. SolidState Circuites Conf., pp. 360361(1999).
[3],,,,, \DRAMFPGA"
Vol.40, No. 5, pp.1935-1946(May 1999).

¢} ¦ ¨ ¥ ­ ¤©® ¡|!~³¶²ª¬«"µ¶´°±¯  £§