SHF Communication Technologies AG
Wilhelm-von-Siemens-Str. 23D • 12277 Berlin • Germany
Phone ++49 30 772 051-0 • Fax ++49 30 753 10 78
E-Mail: sales@shf.de • Web: http://www.shf.deDatasheet
SHF 827
Ultra-Broadband Amplifier

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 1/10

Description
The SHF 827 is an ultra-broadband RF amplifier with an extremely small footprint and more than
65 GHz bandwidth.
A single stage amplifier design is employed using our special monolithic microwave integrated circuits(MMICs) inside special carriers to achieve the ultra-wide bandwidth and the low noise performance.
This extreme bandwidth offers the capability to amplify binary signals of more than 60 Gbps. The highlinearity also enables this amplifier to optimally drive modulators and lasers for PAM, optical QAM,OFDM or even analog signals.

Applications•

Optical Communications•

High-Speed Pulse Experiments•

Satellite Communications•

Research and Development•

Antenna Measurements•Data Transmission

Available Options
101: DC return on input (max. ±1.75 V, max. 35 mA)

02: Built-in bias tee on input (max. ±9 V, max. 220 mA)
03: DC return on output (max. ±1.75 V, max. 35 mA)

1

1

04: Built-in bias tee on output (max. ±7 V, max. 220 mA)

1

MP: Matches the phase of two amplifiers

1 Only one option out of 01 – 04 is available at the same time.
S parameters may be slightly different from above stated specifications if option 01, 02, 03 or 04 is chosen.

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 2/10

Specifications
ParameterUnitSymbol

MinTypMaxConditionsMaximum RF Input Powerin OperationdBm
V

Pin max

102

peak to peak voltage

Maximum RF Input Power
without Power SupplydBm
V

Pin max

102

peak to peak voltage

DC Voltage at RF Input

V±9

AC coupled input

DC Voltage at RF Output

V±7

AC coupled output

Positive Supply Voltage

VVDD

56

reverse voltage protected

Positive Supply Current

AIDD

0.140.2

Bias Control Voltage

VVG1-5+1+5Case Temperature

Tcase°C

103050Absolute Maximum Ratings

3will not exceed 0.02 A

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 3/10

Electrical Characteristics (At 30°C case temperature, unless otherwise specified)High Frequency 3 dB Point

GHz

fHIGH

65

Low Frequency 3 dB Point

kHzfLOW

Gain

dB

S21

Gain Ripple

dB

∆S21

Output Power at 1 dB
Compression

dBm
V

P01dB

112.2

122.5

10 MHz…35 GHz

Output Power at 2 dB
CompressiondBm
VP02dB

143.2

15
3.6

10 MHz…35 GHz

Output Power at 3 dB
CompressiondBm
VP03dB15.53.816410 MHz…35 GHz

Input Return LossdB

S11-10-5< 12 GHz

Output Return Loss

dBS22-10-5< 30 GHz

Rise Time/Fall Time

pstr/tf

70
10inverting

11±0,5

measured at Pin=-20 dBm @ 40 MHz±1

40 MHz…40 GHz

peak to peak voltage

peak to peak voltage

peak to peak voltage< 40 GHz< 45 GHz
20%...80%, 2 V ≤ Vout ≤ 3 V

610

Deconvoluted 2, 3
Full Setup 22 V ≤ Vout ≤ 3 V

Jitterfs

Group Delay Ripple

psPower Consumption

WJRMS

350
450

0.7500600

Deconvoluted 2, 3±5040 MHz…40 GHz, 100 MHz aperture

Full Setup 2

VDD = 5 V / IDD = 0.14A

Mechanical Characteristics
Input Connector

1.85mm (V) female4

Output Connector

1.85mm (V) male3

23

Measured with the following setup: SHF 12103A -> DUT (SHF 827) -> Agilent 86100A with 70 GHz sampling head and precision time base.
Calculation based on typical results of setup without DUT :/=!"=( /(!") −( /) −#!"//) =$ =(( /) −8!"

) − 300 '4

Other gender configurations are available on request.

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 4/10

Typical S-Parameters, Group Delay and Phase Response

Aperture of group delay measurement: 100 MHz

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 5/10

Typical Binary Eye diagram
The measurements below had been performed using a SHF 12103 A and an Agilent 86100D DCA withPrecision Time Base Module (86107A) and 70 GHz Sampling Head (86118A).

Input Signal @ 56 Gbps, Eye amplitude: 662 mV

Output Signal @ 56 Gbps, Eye amplitude: 2.26 V

Typical 4-Level Eye diagram
The measurements below had been performed using a SHF 611C DAC and an Agilent 86100D DCAwith Precision Time Base Module (86107A) and 70 GHz Sampling Head (86118A).

Input Signal @ 32 GBaud, ~768 mVpp

Output Signal @ 32 GBaud, ~2.53 Vpp

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 6/10

Typical Low Frequency Response (<1 MHz)

Typical Saturation power

Top (red): 3 dB compression;Middle (green): 2 dB compression;
Bottom (blue): 1 dB compression

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 7/10

Handling Instructions
To operate the amplifier the positive supply voltage VDD of approximately +5 V must be applied to thedesignated pin shown below.
Please do never exceed the maximum values given in above table. This will severely damage theamplifier.
The amplifier does not contain a voltage regulator. It must be supplied by a well regulated power
supply that does not generate transients.

Crossing
The crossing can be adjusted by applying a voltage to VG1. If it is left open (only VDD applied) the output
signal will have an arbitrary crossing. In case this is considered to be accurate enough for theapplication VG1 can be left open. A crossing of 50% is achieved by applying the appropriate voltage for5
the individual amplifier. This value is provided in the inspection report of the amplifiers (typically + 1 V).
Examples (values might be different for each individual device):

VG1 = optimized (typ. +1 V)

VG1 = open

VG1 = - 2 V

VG1 = +4 V

Crossing = 50 %Crossing = 54 %Crossing = 61 %Crossing = 37 %Output PowerFor optimum performance and maximum output power we recommend applying +5 V to VDD. The output
swing can be reduced by applying a smaller voltage. VG1 must be readjusted to achieve maximum gain,
output power and linearity.

5If the operating point shall be fixed it is possible to set VG1 via a simple voltage divider from VDD. The input resistance of VG1 is 360 Ω.

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 8/10

Mechanical Drawing

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 9/10

ATTENTION!
Electrostatic sensitive GaAs FET amplifier1.

To prevent damage through static charge build up, cables should be always discharged before
connecting them to the amplifier!

2.

Attach a 50 Ohm output load before supplying DC power to the amplifier!

3.

The supply voltage can be taken from a well regulated 3…5 V, 0.2 A DC power supply and can beconnected to the supply feed-through filter via an ON / OFF switch.

4.

Using a 3 dB or 6 dB input attenuator will result in a 6 dB or 12 dB increase of the input return loss. For
minimal degradation of amplifier rise time, these attenuators should have a bandwidth specification ofgreater 50 GHz (V/ 1.85mm attenuators)!

5.

An input signal of about 2 Vpp will produce saturated output swing of about 4 Vpp.

6.

Higher input voltages will drive the amplifier’s output stage into saturation, leading to waveform peakclipping.

8.

Saturated output voltages can only be used without damage while the amplifier is connected to a 50
Ohm precision load with a VSWR of less than 1.2 or better than 20 dB return loss up to 40 GHz.

9.

While using a reflective load the output voltage has to be reduced to a safe operating level according
to the magnitudes of the reflections.
ATTENTION: At radio frequencies a capacitive load can be transformed to an inductive one throughtransmission lines! With an output stage driven into saturation this may lead to the immediate
destruction of the amplifier (within a few ps)!

10. The input voltage should never be greater than 2 Vpp equivalent to 10 dBm input power.
The input voltage without DC power supplied to the amplifier should never be greater than 2 Vppequivalent to 10 dBm input power.

SHF reserves the right to change specifications and design without notice – SHF 827 - V003 – July 30, 2014

Page 10/10