Data Sheet SHF 12124 B
SHF Communication Technologies AG

Data SheetSHF 12124 B

Compact Dual-Channel
Bit Pattern Generator
32 Gbps

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 1

Data Sheet SHF 12124 B
SHF Communication Technologies AGDescription
The SHF 12124 B is a dual-channel 32 Gbps bit pattern generator. It features two differential data outputs
with individual 4-Tap pre-emphasis capabilities, 2 UI skew control and duty cycle adjustment. Digital bitsequences such as standard pseudo-random bit sequences (PRBS) or short user defined bit patterns aregenerated by the unit at the data outputs. Many applications in research, product development as well as
production tests require these data streams for testing electrical/optical components or testing signal
integrity in high speed digital data communication. A wide range of operating bit rates from 7 to 32 Gbps iscovered.
The operating bit rate is determined by a clock signal from an external clock source which is not part of thepattern generator. The generator operates at full clock, i.e. a 32 GHz clock signal is required for 32 Gbps
operation.
For trigger and setup extension purposes three clock output signals (clock, clock/2 and clock/16) are provided
on the rear panel of the instrument.
Its compact size allows placement very close to the DUT in the test setup.

Features•Two differential output channels•

7 to 32 Gbps operation, ‘gap-free’•

Output amplitude control (maximum 400 mV single ended)•

4-Tap-FIR pre-emphasis individually adjustable for both channels•

Skew control over two UI with 1/32 UI resolution for each output•

PRBS 27-1, 211-1, 215-1, 223-1, 231-1•

32 Bit user programmable pattern•

Three clock outputs (input clock, input clock divided-by-2 and 16) for trigger purposes•

Built-in frequency counter for input clock•

Control by Ethernet interface•

Low power consumption•

Compact size: 221.4 mm (W) x 50.8 mm (H) x 177 mm (D)SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 2

Data Sheet SHF 12124 B
SHF Communication Technologies AGApplications•Research, Development, Production Tests•

On-Wafer Testing•

CEI-28G•

100G Ethernet•

Infiniband•Fibre Channel ®

•High Speed Serial•

Backplane Applications

Block Diagram

Clock In

Pattern Gen.
Channel 1

Ch1 Data

Pattern Gen.
Channel 2

Ch2 Data

Ch1 Data

Clock OutClock/2 Out/2

Clock/16 Out/8

Ch2 Data

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 3

Data Sheet SHF 12124 B
SHF Communication Technologies AGSpecifications
Parameter

Unit

SymbolMin

TypMaxComment

Data Outputs (Channel 1 and 2, single ended 32 Gbps NRZ)

1Minimum Bit Rate

Gbps

7

Maximum Bit Rate

Gbps

Output AmplitudemVVout

Jitter (RMS)

fsJitter (PP)psCrossing%

Duty Cycle

32430

500

adjustable by up to -6 dB,
AC coupled, no pre-emphasis
appliedJRMS

450

600

measured at 32 Gbps,
on scope display1

JPP

2.7

4

measured at 32 Gbps,
on scope display1

475053%4750

53

of two consecutive eyes,
can be adjusted using BCC

Skew Control

UI-1+1adjustable in 1/32 UI-steps

Connector TypeΩ

Rise/Fall Time

ps350

50tr/tf

14

2.92 mm (K) female
1520%...80%,
on scope display

Measured with Agilent 86100A with 70 GHz sampling head and precision time base triggered by Clk or Clk/2 output, using PRBS 231-1

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 4

Data Sheet SHF 12124 B
SHF Communication Technologies AGParameter

UnitSymbol

Min

TypMaxCommentClockConnector TypeClock Input
Clock Output

2.92 mm (K) femaleΩ

2.92 mm (K) female

50

Clock/2 Output

2.92 mm (K) female

Clock/16 Output

2.92 mm (K) female

Clock Input Frequency

GHz

fin_clock732

Input LevelmVpp

Vin_clock

600

1000

AC coupledmVpp

Vout_clock

Output Level
Clock
Clock/2Clock/16450550

700

AC coupled

600

750

900

AC coupled

300

400

550

AC coupled

Output Frequency
Clock

GHzClock/2

GHzClock/16

GHzfout_clock

732

Input frequency

3.516

half of input frequency

0.438

2input frequency/16

Pattern
ITU-T (CCITT) conform PRBS
patterns at a length of27-1, 211-1, 215-1, 223-1 & 231-1 plus
user defined pattern

Output Pattern

User Pattern Memory Sizebit

32
Output can be set to transmit aclock pattern clock/2, clock/4,clock/8, clock/16

Clock Output Pattern
GeneralSupply Voltage

VVcc

11.5

12Power Consumption

WPtotHeightmm

H50.8

Widthmm

W221.4

Depthmm

D177

Weightgm

Operating Temperature°CTambient

12.5+12 V switching power supply isincluded

81700
1535

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 5

Data Sheet SHF 12124 B
SHF Communication Technologies AG

Graphical User Interface

User Interface

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 6

Data Sheet SHF 12124 B
SHF Communication Technologies AG

Pre-Emphasis Terms and Definitions
Pre-emphasis based on a finite impulse response (FIR) filter is a way to compensate for high frequency losses
in a transmission path. It helps to reduce the inter-symbol interference when the filter coefficients can be set
adequately to compensate the imperfections of the channel’s impulse response. The basic idea is to boost
the high-frequency components while leaving the low frequency components in their original state.
The SHF 12124 B features a 4-Tap FIR filter structure for each channel as depicted in the following picture.
Pre-Cursor

Main

1st Post-Cursor 2nd Post-Cursor+XInputC(-1)

X

1UI
Delay+C(0)X+C(1)

1UI
DelayX

Output

C(2)

1UI
Delay

The structure can be used very flexible. Up to four taps can be used and each one is individually controllable.
Polarity inversion allows to add or substract the tap from the main signal. Depending on the weight of thetaps different configurations as pre- and post-cursors are possible. The most common configuration isprobably the use of one pre- and two post-cursors. As depicted in the following picture.

1st Post-Cursor Vpst1

2nd Post-Cursor Vpst21. Post-Cursor

Vpst1
Vpst2
Vamp
Main Vamp

2. Post-Cursor

Eye Amplitude

0Vpre

Pre-Cursor

Pre-Cursor Vpre

The ratio of the individual taps to the final eye amplitude is given by the following equations:𝑅𝑝𝑟𝑒 [𝑑𝐵] = 20 ∙ 𝑙𝑜𝑔 (|𝑉𝑝𝑟𝑒 |)𝑉𝑎𝑚𝑝

𝑅𝑝𝑠𝑡1 [𝑑𝐵] = 20 ∙ 𝑙𝑜𝑔 (|𝑉𝑝𝑠𝑡1 |)𝑉𝑎𝑚𝑝

𝑅𝑝𝑠𝑡2 [𝑑𝐵] = 20 ∙ 𝑙𝑜𝑔 (|𝑉𝑝𝑠𝑡2 |)𝑉𝑎𝑚𝑝

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 7

Data Sheet SHF 12124 B
SHF Communication Technologies AG

The following pictures show how pre- and post-cursor appear in the waveform or eye diagram of the signal.

10 Gbps – One Pre- & Two Post-Cursors

10 Gbps – One Pre- & Two Post-Cursors

GraphicalPreview

IndividualTap Settings

PreEmphasis
Channel 1
PreEmphasis
Channel 2

Main Tap
Selection
Pre-Emphasis Software Representation

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 8

Data Sheet SHF 12124 B
SHF Communication Technologies AGSkew Control Function
The skew control function allows adjusting the channel timing relative to each other. As a result, timing delays
between the two output channels can be compensated. The skew can be controlled in steps of 1/32 UI. Themaximum skew range is 2 UI, i.e. two eye lengths. Since the built-in phase rotator is optimized for operation
between 25 Gbps and 30 Gbps step accuracy might degrade at lower and higher bitrates.

Skew
Control
Channel 1+5.5 ps

Skew
Control
Channel 2-5.5 ps

Skew Control Software Representation

0 ps

Skew Control Eye Diagram Representation

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 9

Data Sheet SHF 12124 B
SHF Communication Technologies AG

User Pattern Function
Besides the five pseudo-random bit sequences and the clock patterns a 32-Bit user pattern can betransmitted from each output. The user pattern can be set using a graphical representation in the userinterface.

Toggle User
Pattern Bits
Channel 1

Toggle User
Pattern Bits
Channel 2User Pattern Software Representation

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 10

Data Sheet SHF 12124 B
SHF Communication Technologies AGDuty Cycle Control Function (Channel 1 and 2 only)
The duty cycle control function allows adjusting the length of consecutive eyes with a range of approximately+/-5% and with a 0.33% resolution.

DutyCycle
Channel 1

Duty
Cycle
Channel 2

Duty Cycle Control Software Representation

Duty Cycle Control Set to 50%

Duty Cycle Control Set to less than 50%

Duty Cycle Control Set to more than 50%

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 11

Data Sheet SHF 12124 B
SHF Communication Technologies AG

Typical Output Waveforms
Data Output Signals (Channel 1 and 2 only, Pre-Emphasis completely deactivated)

32 Gbps output eye at maximum output level

30 Gbps output eye at maximum output level

28 Gbps output eye at maximum output level

25 Gbps output eye at maximum output level

20 Gbps output eye at maximum output level

16 Gbps output eye at maximum output level

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 12

Data Sheet SHF 12124 B
SHF Communication Technologies AG

14 Gbps output eye at maximum output level

10 Gbps output eye at maximum output level

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 13

Data Sheet SHF 12124 B
SHF Communication Technologies AG

Clock Output Signals

Clock output signal @ 32 Gbps data rate

Clock output signal @ 28 Gbps data rate

Clock output signal @ 20 Gbps data rate

Clock output signal @ 10 Gbps data rate

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 14

Data Sheet SHF 12124 B
SHF Communication Technologies AG

Clock/2 Output Signals

Clock/2 output signal @ 32 Gbps data rate

Clock/2 output signal @ 28 Gbps data rate

Clock/2 output signal @ 20 Gbps data rate

Clock/2 output signal @ 10 Gbps data rate

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 15

Data Sheet SHF 12124 B
SHF Communication Technologies AG

Clock/16 Output Signals

Clock/16 output signal @ 32 Gbps data rate

Clock/16 output signal @ 28 Gbps data rate

Clock/16 output signal @ 20 Gbps data rate

Clock/16 output signal @ 10 Gbps data rate

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 16

Data Sheet SHF 12124 B
SHF Communication Technologies AG

Mechanical Drawing
SHF 12124 B

Bit Pattern Generator

PowerCh 1Ch 1

Ch 2

Ch 2

0.5 Vpp Max

0.5 Vpp Max

0.5 Vpp Max

0.5 Vpp Max

Outputs

On
Off

58,9Error

50  / 2.92 mm Female

221,5130110
9030,77,270

6757,2177843214534,375
105
135badc50  / 2.92 mm Female
12 V / 1AEthernet

USB

0.8 Vpp Max

1 Vpp Max

Clk OutClk In

0.6 Vpp Max

Clk/2 Out

0.8 Vpp Max

Clk/16 Out

Pos.

Designation

Connector

Pos.

Designation

123Channel 1
Channel 1
Channel 2

2.92mm (K) Female
2.92mm (K) Female
2.92mm (K) Female

abc

USB
GND
Ethernet

4567

Channel 2
Clock Input
Clock Output
Clock/2 Output

2.92mm (K) Female
2.92mm (K) Female
2.92mm (K) Female
2.92mm (K) Female

dPower Supply

8

Clock/16 Output

2.92mm (K) Female

all dimensions in mm

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 17

Data Sheet SHF 12124 B
SHF Communication Technologies AG

SHF Communication Technologies AG
Wilhelm-von-Siemens-Str. 23 D | 12277 Berlin | Germany+49 30 772 051 0sales@shf-communication.com
www.shf-communication.com

SHF reserves the right to change specifications and design without notice
V005 - Aug. 29, 2023 - Page 18