XUP-P3R
PCIe FPGA Card

UltraScale+ PCIe board with Quad
QSFP and 512 GBytes DDR4
BittWare’s XUP-P3R is a 3/4-length PCIe x16 card based on the AMD Virtex
UltraScale+ FPGA. The UltraScale+ devices deliver high-performance, highbandwidth, and reduced latency for systems demanding massive data flow
and packet processing. The board offers extensive memory configurations
supporting up to 512 GBytes of memory, sophisticated clocking and timing
options, and four front panel QSFP cages, each supporting up to 100 Gbps
(4x25) - including 100GbE.
The XUP-P3R also incorporates a Board Management Controller (BMC) foradvanced system monitoring, which greatly simplifies platform integrationand management. All of these features combine to make the XUP-P3R
ideal for a wide range of data center applications, including network
processing and security, acceleration, storage, broadcast, and SigInt.

key features

4x100GbE
via 4 QSFP28

Optional accessory boards provide customization options suchas x16 PCIe, 4x 100G, or video transceivers.

Up toBoard Management
Controller for Intelligent
Platform Management

4x QSFP28s for 4x40/100GbE or 16x 10/25GbE

Up to VU9P:
2.5 million LCs
FPGA by AMD

512 GBytes
DDR4
USB for BMC,FPGA JTAG, andFPGA UART

Serial Expansion Interface
Optimize the XUP-P3R for your application
with expansion:· Board-to-board interconnect· Connect to accessory boards forcustomization options such as x16 PCIe or
4x 100G· Includes GPIO
Inquire about customized Molex
connectors/cables as required for yourapplication.

16nm FPGA
with up to 2.5 million LCs

Gen3 x16 PCIe

4x DIMMs for up to512 GBytes DDR4 or2304 Mbits QDR-II+

Additional ServicesTake advantage of BittWare’s range of design,integration, and support options

Customization

Server Integration

Application Optimization

Service and Support

Additional specification options
or accessory boards to meetyour exact needs.

Available pre-integrated
in our TeraBox servers in arange of configurations.

Ask about our services to help you
port, optimize, and benchmark
your application.

BittWare Developer Siteprovides online documentationand issue tracking.

Board Specifications
FPGA• Virtex UltraScale+• VU9P• Core speed grade - 2• Contact BittWare for additional FPGA options

External memory• 4 DIMM sites, each supporting*:• Up to 128 GBytes DDR4 x72 with ECC• Up to 576 Mbits dual QDR-II+ x18 (2 independent 288 Mbit banks)

Host interface• x16 Gen3 interface direct to FPGAUSB header• Micro USB: (USB 2.0) for debug and programming
FPGA and Flash

Serial expansion
port (SEP)• Expansion interface to FPGA via 20x GTY transceivers (optional; requires second slot)• 14x GPIO signals to the FPGAQSFP cages• 4 QSFP28 (zQSFP) cages on front panel connected
directly to FPGA via 16 transceivers• Each supports 100GbE, 40GbE, 4x 25GbE, or 4x10GbE and can be combined for 400GbE

On-board FlashBoard
ManagementController

•
•
•
•
•
••
•Cooling• Standard: double-width active fan and heatsink• Optional: double-width passive heatsink• Optional: double-width advanced passive coolingwith heatpipes

Electrical• On-board power derived from 12V PCIe slot & an
AUX connector (6-pin)• Power dissipation is application dependent

Environmental• Operating temperature 5°C to 35°C

Size

• 3/4-length, standard-height PCIe dual-slot card• 111.15mm x 241.30mm (4.376in x 9.500in)

MPN• XUPP3R-0072

Systemdevelopment• BittWorks II Toolkit - host, command, and debug
tools for BittWare hardware

FPGA development• FPGA Examples - example Vivado projects• AMD Tools - Vivado® Design Suite

Voltage, current, temperature monitoring
Power sequencing and reset
Field upgrades
FPGA configuration and control
Clock configuration
I2C bus accessUSB 2.0
Voltage overrides• Flash memory for booting FPGA

* DIMM sites 1/2 and sites 3/4 must have the same memory type, or be empty.

To learn more, visit www.BittWare.com
r2 v0 | last revised 2024.03.25© BittWare 2024
UltraScale, Virtex, and Vivado are registered trademarks of Xilinx Corp. All other products are the trademarks
or registered trademarks of their respective holders.