ColdFire® V4 Core & SPP
The ColdFire V4 Core & Standard Product Platform (CFV4SPP)
combines the ColdFire V4 Core with industry-proven platform
peripherals to form a complete high-performance micro-controller
subsystem supported by a vast ecosystem of development tools
and runtime software. With the CFV4SPP, you get:
• Performance—over 500 DMIPS• Reliability—from processor and peripheral IP alreadydeployed in millions of embedded systems worldwide

ColdFire V4 Performance
The ColdFire V4 Core is a high-performance implementation ofthe ColdFire architecture with quick instruction throughput andhigh speed Harvard local buses with tightly-coupled instruction
and data caches and local SRAM. The ColdFire V4 Core also
features an MMU for full operating system support plus special
arithmetic hardware including a divider and enhanced MAC(EMAC) for faster execution of DSP algorithms, and an FPU forsingle and double precision floating-point calculations.
Like all ColdFire architecture processors, the ColdFire V4
Core features a variable-length instruction set for maximum
code density, industry-standard AMBA 2 AHB system bus
interface for rapid system integration, and a wide selection ofdevelopment tools, operating systems, drivers, and libraries
from both commercial and open source providers.

Example SoC Using
CFV4SPP.

Standard Peripherals and Interconnect
The CFV4SPP includes the ColdFire V4 Core, plus the fullyintegrated peripherals shown below, implementing functions
commonly needed for embedded systems including Ethernet,interrupt control, DMA, timers, and various serial interfaces. AnAMBA 2 AHB Crossbar Switch provides the system interconnect,
supporting simultaneous transfers between multiple AHB
masters and slaves, including externally-connected AHB masters
and slaves.
Variations of the CFV4SPP with different combinations of onboard peripherals are also available. For example, you can add
more peripherals, such as another Fast Ethernet Controller, oromit peripherals that you don’t need to reduce system gate count.

Standard Peripherals and Interconnect
On-board peripherals and their features include:• FlexBus Controller• Connects up to 6 on-chip or off-chip memories/devices• Independently programmable transfer characteristics foreach device (wait states, address setup/hold)• Enhanced DMA (eDMA) Controller• 16 independently programmable DMA channels• Programmable channel arbitration modes• Support for channel linking and scatter/gather operation

• Fast Ethernet Controller• 10/100 Mbps Ethernet support• Half and full-duplex modes• Media Independent Interface (MII) or 7-wire interface toEthernet PHY• Interrupt Controller• 64 programmable interrupt sources, 20 of which areavailable for external interrupts• Unique vector for each interrupt source• Support for low-power mode wake-up• Queued SPI (QSPI) module• Programmable queue for up to 16 SPI transfers• Four chip-select lines for up to 16 devices• Programmable baud rate, before-and-after transfer
delays, clock phase and polarity• I2C interface module• Support for the original Philips I2C bus protocol• Support for baud rates up to 3.4 Mbps
• 3 UARTS• Programmable clock source, data formats, and modes(normal/loopback)• Error detection• Four maskable interrupt conditions• 4 DMA Timer modules• Programmable clock source• Programmable prescaler• Programmable interrupt or DMA request upon timer
event• Miscellaneous Control Module (MCM)• Software watchdog timer• Reset status, low-power mode control, and core fault
status registers

Power Saving Features
The CFV4SPP features software-controlled shutdown of selectedclocks to support a variety of chip-level low-power modes:• Independent shutdown of selected peripheral clocks• Shutdown of the ColdFire V4 Core CPU clock in response to a
ColdFire STOP instruction; the ColdFire V4 Core local SRAM
Controller clock may optionally be kept running in STOP mode
to support access to local SRAM from external AHB masters

Debug Support
The CFV4SPP supports ColdFire Debug Architecture Revision
D+, including:• Background Debug Mode (BDM)• Real-Time Trace (RTT)• Real-Time Debug (RTD)• On-chip, 128-entry trace buffer for low-cost trace over BDM

Development Support
The ColdFire architecture is supported by a vast assortment ofdevelopment systems/tools and run-time software including
libraries, stacks, drivers, and operating systems from providers
such as Freescale, Green Hills Software, Wind River Systems
many more. A free version of the GNU compiler supporting
ColdFire V4 targets is also available from www.gnu.org.
NXP offers development boards, software, and CodeWarrior
Development Tools (including a free version supporting
the ColdFire V4 architecture). In addition, there are several
operating systems supporting the ColdFire V4 architecture,including Linux/uClinux and several RTOS’s, such as the MQX
RTOS from Embedded Access, Inc.

Deliverables• Verilog source code
• Integration testbench and tests• Documentation• Scripts for simulation and synthesis with commonly-used
EDA tools

For more information, please contact us at ip@silvaco.com.

HEADQ UA RT E RS
4701 Patrick Henry Drive, Bldg #23
Santa Clara, CA 95054

Rev 062320_03
70020

NORTH AMERICABRAZILEUROPEsales@silvaco.com
br_sales@silvaco.com
eusales@silvaco.com

WWW.SILVACO.COM

JAPAN
KOREA
TAIWANSINGAPORE
CHINA

jpsales@silvaco.com
krsales@silvaco.com
twsales@silvaco.com
sgsales@silvaco.com
cn_sales@silvaco.com