Product BriefMarvell® OCTEON 10 DPU Platform
DPU family designed for demanding cloud, 5G wireless, enterprise, carrier anddatacenters applications
Overview
Industry’s first processor family based on 5nm ARM NeoverseN2 platform: OCTEON 10 DPU family is built on TSMC’s 5nm
process and incorporates 64-bit ARM Neoverse N2 cores. This
technology combination enables 3x jump in computeperformance (SPECint/Core/GHz) and 50% reduction in powerover previous generation of OCTEON DPUs.
Delivering Superior Performance with innovative Hardware
Acceleration Engines: OCTEON 10 sets new standards forpower, control and dataplane acceleration with integrated 1
Terabit switch, true inline crypto and highly programmable

packet processing. Datapath and security workloads
performance ranges from power optimized 50G to 140G.
Hardware based ML engine delivers 100x performance gains
over software processing. VPP based hardware accelerators
improve packet processing rate by up to 5x.
High Speed I/O: OCTEON 10 family supports advanced I/Ointerfaces including DDR5, PCIe 5.0, and highly optimized
silicon proven 56G SerDes.

Block Diagram

OCTEON 10Ethernet
1/10/25/
50/100/200/400GbE

Inline CryptoIPSec/SSL

SVE2AESSVE2AES

Integrated
Ethernet
Switching

PCIe 5.0

Misc I/O

1/10GbE Debug/
Management USB3.1. XSPI,eMMC, SPI, UART, I2C, GPIO

PowerManagement

I/O & Co-Processor Interconnect

56G SerDes

FPU
SMMU

Hardware based VPP

Packet Parser

VGIC

FPU
SMMU

VGIC

ARM N2

ARM N264K Icache 64K Dcache

64K Icache 64K Dcache

1MB L2

1MB L2

ARM Neoverse N2 Cores

IO Coprocessor
Networks Bridge

XCalibur Interconnect
Up to 2 GHz

Hardware Based
ML/AI Accelerator

2 MB Last Level Cache per core

Secure BooteHSM/TrustZone

DDR5-5200
Memory Controller

Key Features

Software and Ecosystems• 8 to 24 64-bit ARM Neoverse N2 cores with speeds up to 2.7 GHz• Feature Rich SDK with standard toolchain- GCC• Up to 24 MB L2 and 48 MB L3 cache- GDB, BinUtils• Up to 6 DDR5 at 5600 MTS• Virtualization and Containers- KVM• Comprehensive hardware accelerators- Hardware ML/AI Acceleration Engine- Docker/CNI- Hardware based VPP accelerator- OVS- Integrated 1Tb switch- Kubernetes- True inline crypto• Standard DPDK, VPP, SPDK

- Highly programmable packet processors- Secure Boot
- PCIe DMA Acceleration• Rich set of I/O- PCIe 5.0- Up to 16 x50G ethernet lanes- Up to 56G SerDes lanes

Feature Matrix TableMetricCN102XX

CN103XX

CN106XX

CN106XXS

N2 Cores

Up to 8Up to 8Up to 24

Up to 24

Max Frequency

2.7 GHz

2.7 GHz

2.5 GHz

2.5 GHz

SPECint (2017)

37

37102

102

Cache (L2, L3)

8MB, 16MB

8MB, 16MB

24MB, 48MB

24MB, 48MB

DDR5

2 at 5600MTS

2 at 5600MTS

6 at 5200MTS

6 at 5200MTS

CryptoSupported

Supported

Supported

Supported

Ethernet

4x10G +2x10G or 16x1G

4x50G/25G/10G +2x10G or 16x1G

4 x50G + 2x10G

16 x50G

PCIe controllers

PCIe 3.0 Up to 6

PCIe 5.0 Up to 6

PCIe 5.0 Up to 6

PCIe 5.0 Up to 4

Typical power

10-20W

10-25W

40W

50W

To deliver the data infrastructure technology that connects the world, we’re building solutions on the most powerful foundation: our partnerships with our customers.
Trusted by the world’s leading technology companies for over 25 years, we move, store, process and secure the world’s data with semiconductor solutions designed for ourcustomers’ current needs and future ambitions. Through a process of deep collaboration and transparency, we’re ultimately changing the way tomorrow’s enterprise,cloud, automotive, and carrier architectures transform—for the better.
Copyright © 2023 Marvell. All rights reserved. Marvell and the Marvell logo are trademarks of Marvell or its affiliates. Please visit www.marvell.com for a complete list ofMarvell trademarks. Other names and brands may be claimed as the property of others.
Marvell_OCTEON 10 DPU Platform_PB Revised: 11/23