AN11009

Pin FMEA for LVC family
Rev. 2 — 9 January 2019

Application note

Document information
Information

ContentKeywords

FMEA, LVC, CMOS, 5 V and 3 V systems

Abstract

This application note provides a Failure Modes and Effects Analysis (FMEA) for the device pins of
Nexperia's LVC family under typical failure situations

AN11009

Nexperia

Pin FMEA for LVC family

1. Introduction
Low-Voltage CMOS (LVC) has become a logic industry standard for 3.3 V applications both in thetelecommunications and EDP market segment. LVC offers a direct interface with TTL levels, ismanufactured in a CMOS process, specified and guaranteed for industrial operating temperatures.

2. LVC family overview
The LVC family from Nexperia Semiconductors supports live insertion and provides speeds of 4.5
ns to 5 ns and a drive capability of 24 mA while operating at 3 V with very low static and dynamic
power consumption. The 5 V tolerance capabilities make the LVC family extremely attractive formixed 5 V and 3 V systems.
The LVC devices are available as either non-bus hold, or bus hold with, or without, damping
resistor features. Bus hold types eliminate the need for pull-up and pull-down resistors for floatinginputs. Series damping resistors help prevent signal undershoots and overshoots.
The LVC family range includes standard gates and octals to complex 16-bit bus interface functions
for buffering, multiplexing and interfacing in mixed 5 V and 3 V systems. The broad portfolio andfeature set of the LVC family provide designers with the flexibility and reliability necessary tominimize manufacturing costs, eliminate floating inputs and design ‘‘worry-free” systems.

3. Pin FMEAThis application note provides a Failure Modes and Effects Analysis (FMEA) for the device pins ofNexperia’s LVC family under typical failure situations such as a short-circuit to VCC or GND or to aneighboring pin, or if a pin is left open.
Some LVC family devices have special functions, such as translators and level-shifters, that canhave different behaviors.
A failure is classified according to its effect on the LVC device and the functionality of theapplication; see Table 1.
Table 1. Classification of failure effects
ClassFailure effectdamage to deviceAaffects application functionality
no damage to deviceB

may affect application functionality
no damage to device

Cno affect to application functionality
Table 2. FMEA matrix for pin short-circuit to VCC
PinClass
Remarks

AN11009

Application note

Input

B

normal operating condition, no damage, no leakage, may affectfunctionality

OutputC

if output defined HIGH, no damage, no leakage, no output levelchangeOutputA

if output defined LOW, short-circuits and high currents can damage
device, output level changes

GNDB

short-circuits and high currents can damage device, will affectfunctionality

All information provided in this document is subject to legal disclaimers.

Rev. 2 — 9 January 2019

© Nexperia B.V. 2019. All rights reserved

2/7

AN11009

Nexperia

Pin FMEA for LVC family
Table 3. FMEA matrix for pin short-circuit to GND
PinClassRemarks
Input

B

normal operating condition, no damage, no leakage, may affectfunctionality

OutputC

if output defined LOW, no damage, no leakage, no output level change

OutputA

if output defined HIGH, short-circuits and high currents can damage
device, output level changes

VCC

B

no damage to device, will affect functionality

Table 4. FMEA matrix for pin left open
PinClassRemarks
Input

B

undefined operating condition, no damage, increases leakage (exceptbus hold types), may affect functionality

OutputC

normal operating condition, no damage, no leakage

GND

B

undefined operating condition, no damage, increases leakage, willaffect functionality

VCC

B

undefined operating condition, no damage, increases leakage(only for
I/O types), will affect functionality

Table 5. FMEA matrix for pin short-circuits between neighbor pins
PinClassRemarksC

if inputs have same voltage levels: no damage, no leakage

B

if inputs have different voltage levels: leakage increases, willaffect functionalityA

if input and output have different voltage levels, can cause
high current and can damage device, will affect functionality

C

if input and output have same voltage levels, no damage, noleakage

Input to GND-

see Table 3

Input to VCC-

see Table 2

Output to output

C

if outputs have same voltage levels, no damage, no leakage

Aif outputs have different voltage levels, can cause highcurrent and can damage device, will affect functionality

Output to input-same effect as ‘input to output’ condition

Output to GND-

see Table 3

Output to VCC-

see Table 2

GND to VCC-

not applicable, these pins are not neighbors

Input to input

Input to output

AN11009

Application note

All information provided in this document is subject to legal disclaimers.

Rev. 2 — 9 January 2019

© Nexperia B.V. 2019. All rights reserved

3/7

AN11009

Nexperia

Pin FMEA for LVC family

4. Abbreviations
Table 6. Abbreviations
AcronymDescription
CMOS

Complementary Metal-Oxide Semiconductor

EDP

Electronic Data Processing

FMEA

Failure Modes and Effects Analysis

LVC

Low-Voltage CMOS

TTLTransistor-Transistor Logic

5. Revision history
Table 7. Revision history
Rev
Date
Description

AN11009

Application note

v.2

20190109

AN11009, updated to latest Nexperia documentation standard

v.1

20110204

AN11009 initial version

All information provided in this document is subject to legal disclaimers.

Rev. 2 — 9 January 2019

© Nexperia B.V. 2019. All rights reserved

4/7

AN11009

NexperiaPin FMEA for LVC family

6. Legal information
Definitions
Draft — The document is a draft version only. The content is still underinternal review and subject to formal approval, which may result inmodifications or additions. Nexperia does not give any representations or
warranties as to the accuracy or completeness of information included hereinand shall have no liability for the consequences of use of such information.

Disclaimers
Limited warranty and liability — Information in this document is believed
to be accurate and reliable. However, Nexperia does not give any
representations or warranties, expressed or implied, as to the accuracy
or completeness of such information and shall have no liability for theconsequences of use of such information. Nexperia takes no responsibility
for the content in this document if provided by an information source outsideof Nexperia.
In no event shall Nexperia be liable for any indirect, incidental, punitive,
special or consequential damages (including - without limitation - lostprofits, lost savings, business interruption, costs related to the removalor replacement of any products or rework charges) whether or not suchdamages are based on tort (including negligence), warranty, breach ofcontract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, Nexperia’s aggregate and cumulative liability towards customer
for the products described herein shall be limited in accordance with theTerms and conditions of commercial sale of Nexperia.
Right to make changes — Nexperia reserves the right to make changes
to information published in this document, including without limitation
specifications and product descriptions, at any time and without notice. This
document supersedes and replaces all information supplied prior to thepublication hereof.
Suitability for use — Nexperia products are not designed, authorized orwarranted to be suitable for use in life support, life-critical or safety-criticalsystems or equipment, nor in applications where failure or malfunctionof an Nexperia product can reasonably be expected to result in personal
injury, death or severe property or environmental damage. Nexperia and its
suppliers accept no liability for inclusion and/or use of Nexperia products insuch equipment or applications and therefore such inclusion and/or use is atthe customer’s own risk.
Applications — Applications that are described herein for any of theseproducts are for illustrative purposes only. Nexperia makes no representation
or warranty that such applications will be suitable for the specified use
without further testing or modification.
Customers are responsible for the design and operation of their applications
and products using Nexperia products, and Nexperia accepts no liability forany assistance with applications or customer product design. It is customer’ssole responsibility to determine whether the Nexperia product is suitableand fit for the customer’s applications and products planned, as well as
for the planned application and use of customer’s third party customer(s).
Customers should provide appropriate design and operating safeguards tominimize the risks associated with their applications and products.
Nexperia does not accept any liability related to any default, damage, costs
or problem which is based on any weakness or default in the customer’sapplications or products, or the application or use by customer’s third party
customer(s). Customer is responsible for doing all necessary testing for thecustomer’s applications and products using Nexperia products in order toavoid a default of the applications and the products or of the application or
use by customer’s third party customer(s). Nexperia does not accept any
liability in this respect.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a priorauthorization from competent authorities.
Translations — A non-English (translated) version of a document is forreference only. The English version shall prevail in case of any discrepancybetween the translated and English versions.

Trademarks
Notice: All referenced brands, product names, service names andtrademarks are the property of their respective owners.

AN11009

Application note

All information provided in this document is subject to legal disclaimers.

Rev. 2 — 9 January 2019

© Nexperia B.V. 2019. All rights reserved

5/7

AN11009

Nexperia

Pin FMEA for LVC family

List of Tables
Table 1. Classification of failure effects................................2
Table 2. FMEA matrix for pin short-circuit to VCC............... 2
Table 3. FMEA matrix for pin short-circuit to GND............... 3
Table 4. FMEA matrix for pin left open................................ 3
Table 5. FMEA matrix for pin short-circuits between
neighbor pins........................................................................3
Table 6. Abbreviations..........................................................4
Table 7. Revision history......................................................4

AN11009

Application note

All information provided in this document is subject to legal disclaimers.

Rev. 2 — 9 January 2019

© Nexperia B.V. 2019. All rights reserved

6/7

AN11009

NexperiaPin FMEA for LVC familyContents
1. Introduction................................................................... 2
2. LVC family overview.....................................................2
3. Pin FMEA.......................................................................2
4. Abbreviations................................................................ 4
5. Revision history............................................................4
6. Legal information......................................................... 5© Nexperia B.V. 2019. All rights reserved

For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 9 January 2019AN11009

Application noteAll information provided in this document is subject to legal disclaimers.

Rev. 2 — 9 January 2019

© Nexperia B.V. 2019. All rights reserved

7/7