Internet Embedded MCU W7200 Datasheet

Internet Embedded MCU W7200
Datasheet

Version 1.0© 2011 WIZnet Co., Inc. All Rights Reserved.
For more information, visit our website at http://www.wiznet.co.kr© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.0

1Internet Embedded MCU W7200 Datasheet

1Introduction

iMCU W7200 is the one-chip solution which integrates an Cortex-M3 core, 20KB SRAM andhardwired TCP/IP Core for high performance and easy development.
The TCP/IP core is a market-proven hardwired TCP/IP stack with an integrated Ethernet MAC& PHY. The Hardwired TCP/IP stack supports the TCP, UDP, IPv4, ICMP, ARP, IGMP and PPPoE
which has been used in various applications for years.

2Device Overview
2.1.1

W7200 Features• ARM 32-bit Cortex-M3 Core from STmicro• 72MHz maximum frequency (1.25 DMIPS/MHz)• 20KBytes Data Memory (RAM)• 128KBytes Code Memory• Low Power: Support Sleep, Stop and Standby modes• 7 timers• Three 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature(incremental) encoder input• 2 watchdog timers (Independent and Window)• SysTick timer 24-bit downcounter• Full-duplex UART
• Programmable Watchdog Timer• CRC calculation unit, 96-bit unique ID• GPIO, SPI, USART and USB Interfaces• Hardwired TCP/IP• 10BaseT/100BaseTX Ethernet PHY embedded• Power down mode supported for saving power consumption• Hardwired TCP/IP Protocols: TCP, UDP, ICMP, IPv4 ARP, IGMP, PPPoE, Ethernet• Auto Negotiation (Full-duplex and half duplex), Auto MDI/MDIX• ADSL connection with PPPoE Protocol with PAP/CHAP Authentication mode support• 8 independent sockets which are running simultaneously• 32Kbytes Data buffer for the Network• Network status LED outputs (TX, RX, Full/Half duplex, Collision, Link, and Speed)• Not supports IP fragmentation© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.02

Internet Embedded MCU W7200 Datasheet

2.1.2

W7200 Block Diagram & Features
W7200
TXON/
TXOP

GPIO
W_INT

SPI2
STM32F103CB
USART

RXIN/
RXIP

W_RST
W_PWDNW5200

LINKLED/
SPDLED/
FDXLEDSPI1ANE/
DUP/
SPDUSB

Figure 1 W7200 Block Diagram

The W7200 internal block diagram is shown in the Figure 1. W7200 is implemented by
STM32F103CB and W5200. STM32F103CB provides GPIO, I2C, SPI, USB and USART. W5200
provides TCP/IP Stack, MAC and Ethernet PHY. STM32F103CB and W5200 are wired by SPI of
STM32F103CB.

© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.03

Internet Embedded MCU W7200 Datasheet

2.1.2.1 MCU

Figure 2 STM32F103xx Performance Line Block Diagram

The ARM Cortex™-M3 processor is the latest generation of ARM processors for embeddedsystems. It has been developed to provide a low-cost platform that meets the needs of MCU
implementation, with a reduced pin count and low-power consumption, while delivering
outstanding computational performance and an advanced system response to interrupts.
© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.0

4Internet Embedded MCU W7200 Datasheet

The ARM Cortex™-M3 32-bit RISC processor features exceptional code-efficiency, delivering
the high-performance expected from an ARM core in the memory size usually associated with
8- and 16-bit devices.
The STM32F103xx performance line family having an embedded ARM core, is therefore
compatible with all ARM tools and software.
Figure 2 shows the general block diagram of the device family

2.1.2.2 TCP/IP Core

TCP/IP Engine

ICMP

PPPoE

ARP

IGMP
V1/V2IP

Memory ManagerTCP

32KB Emvedded Memory

UDP

802.3 Ethernet MAC

MII Manager(CSMA/CD)
Ethernet PHY

Figure 3 TCP/IP Core Block Diagram

The TCP/IP Core is composed of a fully hardwired market-proven TCP/IP stack and an
integrated Ethernet MAC & PHY. Hardwired TCP/IP stack supports TCP, UDP, IPv4, ICMP, ARP,IGMP, and PPPoE, which has been proven in various applications for many years.
TCP/IP Core uses a 32Kbytes internal buffer as its data communication memory. By using
W5200, users can implement the Ethernet application they need by using a simple socket
program instead of handling a complex Ethernet Controller.
In order to reduce power consumption of the system, TCP/IP Core provides WOL (Wake onLAN) and power down mode. To wake up during WOL, TCP/IP Core should be received magic
packet, which is the Raw Ethernet packet.

© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.05

Internet Embedded MCU W7200 Datasheet

TCP/IP EngineTCP/IP Engine is a hardwired logic based network protocol which contains technology ofWIZnet.
- TCP(Transmission Control Protocol)
This protocol operates in the TCP layer and provides data communication. Both TCP
server and client modes are supported.
- UDP(User Datagram Protocol)
It is a protocol which supports data communication at the UDP layer. User datagramsuch as unicast, multicast, and broadcast are supported- ICMP(Internet Control Message Protocol)
ICMP is a protocol which provides information, unreachable destination. When aPingrequest ICMP packet is received, a Ping-reply ICMP packet is sent.
- IGMPv1/v2(Internet Group Management Protocol version 1/2)
This protocol processes IGMP messages such as the IGMP Join/Leave. The IGMP is only
enabled in UDP multicast mode. Only version 1 and 2 of IGMP logic is supported. Whenusing a newer version of IGMP, IGMP should be manually implemented in the IP layer.
- PPPoE(Point-To-Point Protocol over Ethernet)
This protocol uses PPP service over Ethernet. The payload (PPP frame) is encapsulated
inside an Ethernet frame during a transmission. When receiving, it de-capsulates thePPP frame. PPPoE supports PPP communication with PPPoE server and PAP/CHAPauthentications.
- ARP(Address Resolution Protocol)
ARP is the MAC address resolution protocol by using IP address. This protocol exchanges
ARP-reply and ARP-request from peers to determine the MAC address of each other- IP (Internet Protocol)
This protocol operates in the IP layer and provides data communication. IPfragmentation is not supported. It is not possible to receive the fragmented packets. All
protocol number is supported except for TCP or UDP. In case of TCP or UDP, use thehardwired embedded TCP/IP stack.
- 802.3 Ethernet MAC(Media Access Control)
This controls Ethernet access of CSMA/CD(Carrier Sense Multiple Access with Collision
Detect). The protocol is based on a 48-bit source/destination MAC address.
Ethernet PHY
The W7200 includes 10BaseT/100BaseTX Ethernet PHY. It supports half-duplex/full-duplex,auto-negotiation and auto-MDI/MDIX. It also supports 6 network indicator LED outputs such as
Link, TX, RX status, Collision, speed and duplex.

© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.06

Internet Embedded MCU W7200 Datasheet

2.1.3Pin Description

2.1.3.1 Pin Layout

161718192021222324252627282930123456789101112131415454443424140393837363534333231

MDIO
MDC
LINKLED
SPDLED
FDXLED
W_XO
W_XI
BOOT0
PB7
PB6PB5PB4PB3PA15
PA14PB10PB11
GND
VDD_3V3
PB12/SPI2_NSS
PB13/SPI2_SCK
PB14/SPI2_MISO
PB15/SPI2_MOSI
PA8
PA9/UART1_TX
PA10/UART1_RX
PA11/USB_DM
PA12/USB_DP
PA13
GND

VBAT
PC14/OSC32_IN
PC15/OSC32_OUT
OSC_INOSC_OUTNRSTVSSAVDDA
PA0/WKUP
PA1
PA2
PA3
PB0
PB1
PB2/BOOT160
5958575655545352515049484746

SPDDUPANE
W_3V3A
RXINRXIP
W_PWDNTXON
TXOP
W_RESETXTALVDD
W_1V8OUT
W_BIAS
GND
W_1V8D

Package type: LGA 60

Figure 4 W7200 LGA60 Pin Layout© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.07

Internet Embedded MCU W7200 Datasheet

2.1.3.2 Pin Definitions
Pins

Pin nameType

Main functions

Alternate functions
Default

1VBAT

SVBAT

2PC14/OSC32_IN

I/O

PC14

OSC32_IN

3PC15/OSC32_OUT

I/O

PC15

OSC32_OUT

4

OSC_INI

OSC_IN5

OSC_OUTO

OSC_OUT

6NRST

I/O

NRST

7VSSA

S

VSSA

8VDDAS

VDDA

9PA0/WKUP

I/O

PA0Remap

WKUP/
USART2_CTS/
ADC12_IN0/
TIM_CH1_ETR

10PA1I/O

PA1

USART2_RTS/
ADC12_IN1/
TIM_CH2

11PA2

I/O

PA2

USART2_TX/
ADC12_IN2/
TIM_CH312

PA3I/OPA3

USART2_RX/
ADC12_IN3/
TIM_CH4

13

PB0

I/O

PB0

ADC12_IN8/

TIM1_CH2N

TIM3_CH314

PB1I/OPB1

ADC12_IN9/

TIM1_CH3N

TIM3_CH415PB2/BOOT1I/O

PB2/BOOT116PB10I/O

PB10

I2C2_SCL/

TIM2_CH3

USART3_TX
17PB11

I/O

PB11

I2C2_SDA/

TIM2_CH4

USART3_RX
18

GND

19

VDD_3V3GND
S

VDD_3V3© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.08

Pin name

Type

Main functions

Alternate functions
Default

20

PB12/ SPI2_NSS

I/O

PB12

Internet Embedded MCU W7200 Datasheet

Pins

Remap

SPI2_NSS/
I2C2_SMBAI/USART3_CK/
TIM1_BKIN

21PB13/ SPI2_SCK

I/O

PB13

SPI2_SCK/USART3_CTS/
TIM1_CH1N22

PB14/ SPI2_MISO

I/O

PB14

SPI2_MISO/USART3_RTS/
TIM1_CH2N

23

PB15/ SPI2_MOSI

I/O

PB15

SPI2_MOSI/TIM1_CH3N

24

PA8I/OPA8

USART1_CK/
TIM1_CH1/MCO

25

PA9/ UART1_TX

I/O

PA9

UART1_TX/
TIM1_CH226

PA10/ UART1_RX

I/O

PA10

UART1_RX/
TIM1_CH327

PA11/ USB_DM

I/O

PA11

UART1_CTS/CANRX/USBDM/
TIM1_CH428

PA12/ USB_DP

I/O

PA12

UART1_RTS/
CANTX/
USBDP/
TIM1_ETR

29

PA13I/O

JTMS/SWDIO

PA1330

GND

31

PA14I/O

JTCK/SWCLK

PA1432

PA15I/O

JTDI

TIM2_CH1_ETR/

GND

PA15/SPI1_NSS
33

PB3I/OJTDO

TIM2_CH2/PB3/
TRACESWO/
SPI1_SCK© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.09Pin name

Type

Main functions

Alternate functions
Default

34

PB4

I/O

Internet Embedded MCU W7200 Datasheet

Pins

JNTRST

Remap
TIM3_CH1/
PB4/SPI1_MISO

35

PB5

I/O

PB5

I2C1_SMBAI

TIM3_CH2/
SPI1_MOSI

36

PB6

I/O

PB6

I2C1_SCL/USART1_TX

TIM4_CH137

PB7I/O

PB7

I2C1_SDA/USART1_RX

TIM4_CH238

BOOT0

I

BOOT039

W_XI

I

25MHz input

40

W_XO

O

25MHz output

41

FDXLEDO

Full Duplex/Collision LED

42

SPDLEDO

Link speed LED

43

LINKLEDO

Link LED

44

MDC

MDC

45

MDIO

MDIO

46

W_1V8D

47

GND

48

W_BIASO

W_BIAS49

W_1V8OUTO

W_1V8OUT50XTALVDDI

XTALVDD

51

W_RESETI

W_RESET

52

TXOP

O

TXOP/TXON

53

TXON

O

Signal Pair

54

W_PWDNI

W_PWDN

55

RXIP

I

RXIP/RXIN Signal

56

RXINIPair

57

W_3V3AS

W_3V3A

58

ANE

I

Auto NegotiationS

W_1V8DGND

Mode Enable
59

DUPI

Full Duplex ModeEnable

60

SPDISpeed Mode© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.010

Internet Embedded MCU W7200 Datasheet

3Electrical Specifications

3.1 Absolute Maximum Ratings
SymbolParameter

RatingUnit

VDD

DC Supply voltage-0.5 to 3.63

VVIN

DC input voltage-0.5 to 5.5 (5V tolerant)

VIIN

DC input current

5mATOP

Operating temperature-40 to 85

CTSTG

Storage temperature-55 to 125

C*COMMENT: Stressing the device beyond the “Absolute Maximum Ratings” may cause permanentdamage.

© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.011

Internet Embedded MCU W7200 Datasheet

3.2 DC Characteristics
SymbolParameter

Test Condition

MinVDD

DC Supply voltage

Junction

TypMax

Unit

2.97

3.6

Vtemperature is from-55°C to 125°C
VIH

High level input voltage

2.0

5.5

V

VIL

Low level input voltage

0.30.8V

VOH

High level output voltage

2.4

VOL

Low level output voltage

IIInput Current

V

VIN = VDD

0.4

V5

A

3.3 POWER DISSIPATION(Vcc 3.3V Temperature 25°C)ConditionMinTypMax

Unit

100M Link-

200215mA

10M Link-147162mA

Loss Link-158173mA

100M Transmitting-200215mA

10M Transmitting-147162mA

Power Down mode

-3739mA

3.4 AC Characteristics
3.4.1 W_Reset Timing

Figure 5 Reset Timing
SymbolDescription

MinMaxTRC

Reset Cycle Time

2 us-TPL

nRST internal PLOCK-150 ms© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.012

Internet Embedded MCU W7200 Datasheet

3.4.2 Crystal Characteristics
3.4.2.1 W5200_OSC
Parameter

Range

Frequency

25 MHzFrequency Tolerance (at 25℃)

±30 ppm

Shunt Capacitance

7pF Max

Drive Level

59.12uW/MHz

Load Capacitance

27pF

Aging (at 25℃)

±3ppm / year Max

3.4.2.1 STM32F103CB_OSC
Parameter

RangeFrequency

8 MHz

Frequency Tolerance (at 25℃)

±25 ppm

Load CapacitanceC≤15pF

Aging (at 25℃)

±5ppm / year Max© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.013

Internet Embedded MCU W7200 Datasheet

3.4.3 SPI Timing
3.4.3.1 W5200_SPI

Figure 6 W5200_SPI Timing

SymbolDescription

MinMaxUnits80MHzFSCKSCK Clock Frequency

TWHSCK High Time

6nsTWLSCK Low Time

6nsTCSnSCS High Time

5nsTCSSnSCS Hold Time

5TCSHnSCS Hold Time

5nsTDS

Data In Setup Time

3ns

TDH

Data In Hold Time

3ns

TOV

Output Valid Time

TOH

Output Hold Time

TCHZnSCS High to Output Hi-Z

© Copyright 2011 WIZnet Co., Inc. All rights reserved.

-ns

5

ns0ns
5ns

Ver. 1.014

Internet Embedded MCU W7200 Datasheet

3.4.3.1 STM32F103CB_SPI

Figure 7 STM32F103CB_SPI Timing© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.015

Internet Embedded MCU W7200 Datasheet

3.4.4 Transformer Characteristics
ParameterTransmit End

Receive End

Turn Ratio

1:1

1:1

Inductance

350 uH350 uH

Figure 8 Transformer TypeIn case of using internal PHY mode, be sure to use symmetric transformer in order tosupport Auto MDI/MDIX(Crossover).

© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.016

Internet Embedded MCU W7200 Datasheet

4IR Reflow Temperature Profile (Lead-Free)

Moisture Sensitivity Level : 3
Dry Pack Required: Yes
Average Ramp-Up Rate

3° C/second max.

(Tsmax to Tp)
Preheat– Temperature Min (Tsmin)

150 °C– Temperature Max (Tsmax)

200 °C– Time (tsmin to tsmax)60-120 seconds

Time maintained above:– Temperature (TL)

217 °C– Time (tL)

60-150 seconds

Peak/Classification Temperature (Tp)

265 + 0/-5°C

Time within 5 °C of actual Peak Temperature (tp)

30 seconds

Ramp-Down Rate

6 °C/second max.

Time 25 °C to Peak Temperature

8 minutes max.

© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.017

Internet Embedded MCU W7200 Datasheet

5Package Descriptions

SIMBOL

MinNormalMaxA1.31.4

1.5

A1-0.4-b0.33

0.35

0.37

D
D1

10.00 BSC
6.28

E6.3

6.32

10.00 BSC

E16.28

6.3

6.32

e0.53

0.55

0.57

e1

1.68

1.7

1.72

L

0.58

0.60.62© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.0

18

Internet Embedded MCU W7200 Datasheet

6Land Pattern Recommendation© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.0

19

Internet Embedded MCU W7200 Datasheet

Document History Information
VersionDate

Descriptions

Ver.1.0

Dec. 2011Release

Copyright Notice
Copyright 2011 WIZnet, Inc. All Rights Reserved.
For more information, visit our website at http://www.wiznet.co.kr
Technical Support: http://www.wiznet.co.kr
Sales & Distribution: sales@wiznet.co.kr© Copyright 2011 WIZnet Co., Inc. All rights reserved.

Ver. 1.020