PCI-DAS6052
Analog Input and Digital I/OSpecifications

Document Revision 1.2
December 2012
© Copyright 2012

PCI-DAS6052 Specifications
All specifications are subject to change without notice.
Typical for 25 °C unless otherwise specified.
Specifications in italic text are guaranteed by design.

Analog input
Table 1. Analog input specifications
Parameter

Specification

A/D converter
Resolution
Maximum sample rate
Number of channels
Input ranges

Successive approximation type, 333 kS/s conversion rate.
16 bits, 1 in 65536
333 kS/s
16 single ended / 8 differential, software selectable
Bipolar:±10V, ±5V, ±2.5V, ±1V, ±0.5V, ±0.25V, ±0.1V, ±0.05V,
Unipolar:0 to 10V, 0 to 5V, 0 to 2V, 0 to 1V, 0 to 0.5V, 0 to 0.2V, 0 to 0.1V
Software selectable
Internal counter – ASIC. Software selectable time base: Internal 40 MHz, 50 ppm stability
 External source via AUXIN<5:0>, software selectable.
External convert strobe: A/D CONVERT
Software paced
Software selectable option, burst rate = 3 µS
External digital: A/D GATE
External analog: ATRIG input
CH0 IN through CH15 IN
External digital: Programmable, active high or active low, level or edge
External analog: Refer to the Analog trigger section on page 8External digital: A/D START TRIGGER
A/D STOP TRIGGER
External analog: ATRIG input
CH0 IN through CH15 IN
External digital: Software-configurable for rising or falling edge.
External analog: Refer to the Analog trigger section on page 8
Pre-/post-trigger: Unlimited number of pre-trigger samples, 16 Meg post-trigger samples.
Available at user connector: A/D PACER OUT
8 K samples
DMA
Programmed I/ODemand or non-demand using scatter-gather
Up to 8 K elements. Programmable channel, gain, and offset
333 kS/s, system dependent

A/D pacing

Burst mode
A/D gate sources

A/D gating modes
A/D trigger sources

A/D triggering modes

ADC pacer out
RAM buffer size
Data transfer
DMA modes
Configuration memory
Streaming-to-disk rate2

Specifications

PCI-DAS6052

Accuracy
333 kS/s sampling rate, single channel operation and a 15-minute warm-up. Accuracies listed are formeasurements made following an internal calibration. They are valid for operational temperatures within ±1 °C
of internal calibration temperature and ±10 °C of factory calibration temperature. Calibrator test source highside tied to Channel 0 high and low side tied to Channel 0 how. Low-level ground is tied to Channel 0 low at
the user connector.
Table 2. Absolute accuracy specifications
Range

Absolute Accuracy

±10 V
±5 V
±2.5 V±1 V±500 mV±250 mV±100 mV±50 mV
0 to 10 V
0 to 5 V
0 to 2 V
0 to 1 V
0 to 500 mV
0 to 200 mV
0 to 100 mV±15.6 LSB
±5.7 LSB±15.6 LSB
±15.7 LSB
±15.9 LSB
±18.0 LSB
±21.0 LSB
±23.0 LSB
±8.1 LSB±27.8 LSB
±28.0 LSB
±28.0 LSB
±31.7 LSB
±36.4 LSB
±38.7 LSB
Table 3. Absolute accuracy components – all values are (±)

Range

±10V
±5V
±2.5V
±1V
±500mV±250mV±100mV±50mV
0 to 10V
0 to 5V
0 to 2V
0 to 1V
0 to 500mV
0 to 200mV
0 to 100mV% of
Reading

Offset(µV)

Noise +Quantization (µV)
Single Pt

Averaged(Note 1)0.03710.00710.03710.03710.0371
0.04210.04710.04710.00710.03710.03710.0371
0.04210.04710.0471

947
476
241
99.2
52.1
28.6
14.4
9.7
476
241
99.2
52.1
28.6
14.4
9.7

981
491
245
98.1
56.2
32.8
22.4
19.9
491
245
98.1
56.2
39.8
22.4
19.9

87.0
43.5
21.7
8.7
5.0
3.0
2.1
1.9
43.5
21.7
8.7
5.0
3.0
2.1
1.9

Temp Drift(%/DegC)

Absolute
Accuracy at
FS (mV)

0.00060.00010.00060.00060.00060.00060.00060.00060.00010.00060.00060.00060.00060.00060.0006

4.747
0.876
1.190
0.479
0.243
0.137
0.064
0.035
1.232
2.119
0.850
0.428
0.242
0.111
0.059

Note 1: Averaged measurements assume averaging of 100 single-channel readings

Each PCI-DAS6052 is tested at the factory to assure the board’s overall error does not exceed accuracy limits
described in Table 2.

3

Specifications

PCI-DAS6052

Table 4. Relative accuracy specifications – all values are (±)
Range

±10 V
±5 V
±2.5 V±1 V±500 mV±250 mV±100 mV±50 mV
0 to 10 V
0 to 5 V
0 to 2 V
0 to 1 V
0 to 500 mV
0 to 200 mV
0 to 100 mV

Relative Accuracy (µV)
Single Point

Averaged (Note 2)

1145
573
286
115
66.3
39.2
27.7
25.3
573
286
115
66.3
48.2
27.7
25.3

115
57.3
28.6
11.5
6.6
3.9
2.8
2.5
57.3
28.6
11.5
6.6
3.9
2.8
2.5

Note 2: Averaged measurements assume averaging of 100 single-channel readings

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpointsof the transfer function. ADC resolution, noise and front-end non-linearity are included in this measurement.
Table 5. Differential non-linearity specifications
All Ranges±0.5 LSB typ±1.0 LSB max

Settling time
Settling time is defined as the time required for a channel to settle to within a specified accuracy in response toa full-scale (FS) step. Two channels are scanned at the specified rate. A –FS DC signal is presented to Channel
1; a +FS DC signal is presented to Channel 0.
Table 6. Settling time specifications
Condition

Same range
to same
range

Range

±10 V
±5 V
±2.5 V±1 V±500 mV±250 mV±100 mV±50 mV
0 to 10 V
0 to 5 V
0 to 2 V
0 to 1 V
0 to 500 mV
0 to 200 mV
0 to 100 mV

Accuracy±0.00076%(±0.5 LSB)

±0.0015%(±1 LSB)±0.0031%(±2 LSB)±0.0061%(±4 LSB)±0.024%(±16 LSB)

20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ20 µS typ

10 µS max
10 µS max
10 µS max
10 µS max
10 µS max
10 µS max
10 µS max
10 µS max
10 µS max
10 µS max
10 µS max
15 µS max
15 µS max
15 µS max
15 µS max

5 µS max
5 µS max
5 µS max
5 µS max
5 µS max
5 µS max
5 µS max
5 µS max
5 µS max
5 µS max
5 µS max
5 µS max
8 µS max
8 µS max
10 µS max

4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max
4 µS max

3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ
3 µS typ4

Specifications

PCI-DAS6052

Parametrics
Table 7. Parametric specifications
Max working voltage(signal + common-mode)
CMRR @ 60 Hz±11 V±10 V range:
92 dB
0 to 10 V and ±5 V range:
97 dB
0 to 5 V and ±2.5 V range: 101 dB
0 to 2 V and ±1 V range:
104 dB
0 to 1 V and ±0.5 V range: 105 dB
0 to 0.5 V and ±0.25 V range: 105 dB
0 to 0.5 V and ±0.1 V range: 105 dB
0 to 0.1 V and ±0.05 V range: 105 dB
480 kHzDC
100 GΩ in parallel with 100 pF in normal operation.
±200 pA±100 pA
Power ON: ±25 V, Power OFF: ±15 V (±20 mA; Note 3)
Protected inputs: CH<15:0> IN
 AISENSE
CH0 IN, single-ended mode, 0 V to 0.1 V input range (Note 4)
Adjacent channels: –75 dB
All other channels: –90 dB

Small signal bandwidth, all ranges
Input coupling
Input impedance
Input bias current
Input offset current
Absolute maximum input voltage

Power on and reset state
Crosstalk

Note 3: The analog input sink/source current must be limited to an maximum of ±20 mA in the power OFF

state to prevent damage to the board. A 1000 Ω (¼ W) current limiting resistor should be placed inseries with each analog input channel being used in applications where the power OFF statesink/source current into the board can exceed ±20 mA. Resistance values >1000 Ω may adversely
affect the noise and settling time performance of the board.
Note 4: Care should be taken to avoid the application of an input voltage to CH0 IN that could overdrive theanalog input circuit. Any unused analog input channel should be connected to LLGND.

Noise performance
Table 8 summarizes the noise performance for the PCI-DAS6052. Noise distribution is determined by gathering
50 K samples with inputs tied to ground at the user connector. Samples are gathered at the maximum specified
single channel sampling rate. Specification applies to differential mode operation.
Table 8. Analog input noise performance specifications
Range

LSBrmsTypical Counts

±10 V
±5 V
±2.5 V±1 V±500 mV±250 mV±100 mV±50 mV
0 to 10 V
0 to 5 V
0 to 2 V
0 to 1 V

0.95
0.95
0.95
0.95
1.1
1.3
2.3
4.2
0.95
0.95
0.95
1.1

11
11
11
11
11
13
23
42
11
11
11
11

5

Specifications

PCI-DAS6052

Range

LSBrmsTypical Counts

0 to 500 mV
0 to 200 mV
0 to 100 mV

1.3
2.3
4.2

13
23
42

Analog output
Table 9. Analog output specifications
Parameter

Specification

D/A converter type
Resolution
Number of channels
Voltage range
Monotonicity
Slew rate
Settling time (full scale step)
Noise
Glitch energy
Current drive
Output short-circuit duration
Output coupling
Output impedancePower up and reset

Double-buffered, multiplying
16-bits, 1 in 65536
2, voltage output type
±10 V, 0 to 10 V, ±EXT REF., 0 to EXT REF., software selectable16-bits, guaranteed
15 V/µs typ.
3.5 µs max to ±1 LSB
60 µVrms, DC to 1 MHz BW±10 mV with 1 µS duration (measured at mid-scale transition)±5 mA
Indefinite @ 25 mADC
0.1 Ω max
DACs cleared to 0 volts ±20 mV max.
Table 10. Absolute accuracy specifications

Range

Absolute Accuracy±10 V
0 to 10 V±4.6 LSB±7.7 LSB
Table 11. Absolute accuracy components specifications - all values are (±)

Range% of Reading

Offset(µV)

Temp Drift(%/DegC)

Absolute Accuracy at FS (mV)

±10 V
0 to 10 V

0.00610.0061798
569

0.00010.0001

1.405
1.176

Each PCI-DAS6052 is tested at the factory to ensure that the overall error does not exceed the values specified
in Table 10.
Table 12. Relative accuracy specifications
Range

Relative Accuracy

All ranges±0.35 LSB, typ±1.0 LSB, max

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpointsof the transfer function.

6

Specifications

PCI-DAS6052

Analog output pacing and triggering
Table 13. AO pacing and triggering specifications
Parameter

Specification

DAC pacing(SW programmable)

Internal counter – ASIC. Selectable time base: Internal 40 MHz, 50 ppm stability.
 External Source via AUXIN<5:0>, SW selectable.
External convert strobe: D/A UPDATE
Software paced
External digital: D/A START TRIGGER
External analog: ATRIG input
CH0 IN through CH15 IN
Software gatedExternal digital: Programmable, active high or active low, level or edge
External analog: Refer to the Analog trigger section on page 8External digital: D/A START TRIGGER
External analog: ATRIG input
CH0 IN through CH15 IN
Software triggered
External digital: Software-configurable for rising or falling edge
External analog: Refer to the Analog trigger section on page 8
Available at user connector D/A PACER OUT
16 K samples
DMA
Programmed I/OUpdate DACs individually or simultaneously, software selectable
Demand or Non-demand using scatter gather
333 kS/s max per channel, 2 channels simultaneous

DAC gate sources(Software programmable)

DAC gating modes
DAC trigger sources

DAC triggering modes
DAC pacer out
RAM buffer size
Data transfer

DMA modes
Waveform generation throughput

Analog output external reference input (D/A EXTREF)
Table 14. External reference input (D/A EXTREF) specifications
Parameter

Specification

Range
Overvoltage protection
Input Impedance
Bandwidth (-3 dB)
Slew rate±11 V±25 V powered on, ±15 V powered off
10 kΩ min
3 kHz
0.3 V/µS

7

Specifications

PCI-DAS6052

Analog trigger
Table 15. Analog trigger specifications
Parameter

Specification

Analog trigger sources
Software selectable
Analog trigger levels

External: ATRIG input
CH0 IN through CH15 IN, first channel in scan
ATRIG input: ±10V
CH0 IN through CH15 IN: ± Full-scale, range dependent
External analog: software-configurable for:
 Positive or negative slope
External analog: Software-configurable for:
 Above or below reference Positive or negative hysteresis
 In or out of window
12-bits, 1-in-4096±1% full-scale range max
ATRIG input
700 kHzCH0 IN through CH15 IN
700 kHz

Analog trigger modes
Analog gate modes

Resolution
Accuracy
Bandwidth (-3dB)

Analog I/O calibration
Table 16. Analog I/O calibration specifications
Parameter

Specification

Recommended warm-up time
Calibration

15 minutes
Auto-calibration, calibration factors for each range stored on board in non-volatileRAM.
DC Level: 5.000 V± 1 mV. Actual measured values stored in EEPROM.
Tempco: 0.6 ppm/°C max
Long-term stability: ±6 ppm/sqrt (1000 hrs)
1 yearOnboard calibration reference

Calibration interval

Digital I/O
Table 17. DIO specifications
Parameter

Specification

Digital type
Number of I/O
Configuration

Discrete, 5V/TTL compatible
8
8 bits, independently programmable for input or output. All pins pulled up to +5 V
via 47 K resistors (default). Positions available for pull-down to ground. Hardware
selectable via solder gap.
2.0 V min, 7.0 V absolute max
0.8 V max, –0.5 V absolute min
3.80 V min, 4.20 V typ
0.55 V max, 0.22 V typ
Programmed I/O
Input mode (high impedance)

Input high voltage
Input low voltage
Output high voltage (IOH = -32 mA)
Output low voltage (IOL = 32 mA)
Data transfer
Power-up / reset state8Specifications

PCI-DAS6052

Interrupts
Table 18. Interrupt specifications
Parameter

Specification

Interrupts
Interrupt enable
ADC Interrupt sources(software programmable)

PCI INTA# - mapped to IRQn via PCI BIOS at boot-time
Programmable through PLX9080
DAQ_ACTIVE: Interrupt is generated when a DAQ sequence is active.
DAQ_STOP:Interrupt is generated when A/D Stop Trigger In is detected.
DAQ_DONE: Interrupt is generated when a DAQ sequence completes.
DAQ_FIFO_1/4_FULL:
Interrupt is generated when ADC FIFO is ¼ full.
DAQ_SINGLE: Interrupt is generated after each conversion completes.
DAQ_EOSCAN: Interrupt is generated after the last channel is converted in
multi-channel scans.
DAQ_EOSEQ: Interrupt is generated after each interval delay during multichannel scans.
DAC_ACTIVE: Interrupt is generated when DAC waveform circuitry is active.
DAC_DONE:Interrupt is generated when a DAC sequence completes.
DAC_FIFO_1/4_EMPTY:Interrupt is generated DAC FIFO is ¼ empty.
DAC_HIGH_CHANNEL:
Interrupt is generated when the DAC high channel output is
updated.

DAC Interrupt sources(software programmable)

Counters
Table 19. Counter specifications
Parameter

Specification

User counter type
Number of channels
Resolution
Compatibility
CTRn base clock source(software selectable)
Internal 10 MHz clock source stability
Counter n gate
Counter n output
Clock input frequency
High pulse width (clock input)
Low pulse width (clock input)
Gate width highGate width low
Input low voltage
Input high voltage
Output low voltage
Output high voltage

82C54
216-bits
5V/TTLInternal 10 MHz, Internal 100 kHz or external connector (CTRn CLK)50 ppmAvailable at connector (CTRn GATE).
Available at connector (CTRn OUT).
10 MHz max
15 ns min
25 ns min
25 ns min
25 ns min
0.8 V max
2.0 V min
0.4 V max
3.0 V min9

Specifications

PCI-DAS6052

Configurable AUXIN<5:0>, AUXOUT<2:0> external trigger/clocks
The PCI-DAS6052 provides nine user-configurable trigger/clock pins available at the 100-pin I/O connector. Of
these, six are configurable as inputs while three are configurable as outputs.
Table 20. Configurable triggers/clocks specifications
Parameter

Specification

AUXIN<5:0> sources(SW selectable)

A/D CONVERT:
A/D TIMEBASE IN:
A/D START TRIGGER:
A/D STOP TRIGGER:
A/D PACER GATE:
D/A START TRIGGER:
D/A UPDATE:
D/A TIMEBASE IN:
STARTSCAN:SSH:

AUXOUT<2:0> sources(SW selectable)

Default selections:Compatibility
Edge-sensitive polarity
Level-sensitive polarity
Minimum pulse width

External ADC convert strobe
External ADC pacer time base
ADC Start Trigger
ADC Stop Trigger
External ADC gate
DAC trigger/gate
DAC update strobe
External DAC pacer time base
A pulse indicating start of conversion
Active signal that terminates at the start of the lastconversion in a scan
Indicates end of scan
ADC convert pulse
Delayed version of ADC convert
CTR1 clock source
D/A update pulse
CTR2 clock source
ADC Start Trigger Out
ADC Stop Trigger Out
External ADC gate
DAC Start Trigger Out
A/D CONVERT
A/D START TRIGGER
A/D STOP TRIGGER
D/A UPDATE
D/A START TRIGGER
A/D PACER GATE
D/A UPDATE
A/D CONVERTSCANCLK

A/D STOP:
A/D CONVERT:SCANCLK:CTR1 CLK:
D/A UPDATE:CTR2 CLK:
A/D START TRIGGER:
A/D STOP TRIGGER:
A/D PACER GATE:
D/A START TRIGGER:
AUXIN0:
AUXIN1:
AUXIN2:
AUXIN3:
AUXIN4:
AUXIN5:
AUXOUT0:
AUXOUT1:
AUXOUT2:
5V/TTL
Rising/falling, software selectable
Active high/active low, software selectable
3.75 nS

10

Specifications

PCI-DAS6052

DAQ-Sync inter-board triggers/clocks
The DAQ-Sync bus provides inter-board triggering and synchronization capability. Five trigger/strobe I/O pins
and one clock I/O pin are provided on a 14-pin header. The DAQ-Sync signals use dedicated pins. Only the
direction may be set.
Table 21. DAQ-Sync signal specifications
Connector

Signal names

DAQ-Sync

DS A/D START TRIGGER
DS A/D STOP TRIGGER
DS A/D CONVERTDS D/A UPDATEDS D/A START TRIGGERSYNC CLKPower consumption
Table 22. Power consumption specifications
Parameter

Specification+5 V

1.25 A typ, 1.5 A max. Does not include power consumed through the
I/O connector.
1A max, protected with a resettable fuse

+5 V available at I/O connector

Environmental
Parameter

Specification

Operating temperature range
Storage temperature range
Humidity

0 °C to 55 °C–20 °C to 70 °C
0% to 90% non-condensing

Mechanical
Table 23. Environmental specifications
Parameter

Specification

Card dimensions (L × W × H)

PCI half card: 174.4 (6.87) × 106.9 (4.21) × 11.65 mm (0.46 in.)

DAQ-Sync connector
Table 24. DAQ-Sync connector specifications
Parameter

Specification

Connector typeCompatible cables

14-pin right-angle 100 mil box header
MCC p/n: CDS-14-x, 14-pin ribbon cable.
x = number of boards (2 to 5)

11

Specifications

PCI-DAS6052

Table 25. DAQ-Sync connector pinout
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14

Signal NameDS A/D START TRIGGER
GND
DS A/D STOP TRIGGER
GND
DS A/D CONVERTGND
DS D/A UPDATEGND
DS D/A START TRIGGER
GND
RESERVEDGND
SYNC CLKGNDSCSI connector
Table 26. SCSI connector specifications
Parameter

Specification

Connector typeCompatible cables

Shielded SCSI 100 D-type
C100HD50-x, unshielded ribbon cable.
x = 3 or 6 feet
C100MMS-x, shielded round cable.
x = 1, 2, or 3 meters
ISO-RACK16/P
ISO-DA02/P
BNC-16SE
BNC-16DI
CIO-MINI50
CIO-TERM100
SCB-50
SCB-100

Compatible accessory products(with the C100HD50-x cable)

Compatible accessory products(with the C100MMS-x cable)

12Specifications

PCI-DAS6052

Table 27. 8-channel differential mode pinout
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

Signal Name
LLGND
CH0 IN HI
CH0 IN LO
CH1 IN HI
CH1 IN LO
CH2 IN HI
CH2 IN LO
CH3 IN HI
CH3 IN LO
CH4 IN HI
CH4 IN LO
CH5 IN HI
CH5 IN LO
CH6 IN HI
CH6 IN LO
CH7 IN HI
CH7 IN LO
LLGND
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
AISENSED/A OUT 0
D/A GND
D/A OUT1
PC +5 V
AUXOUT0 / D/A PACER OUT
AUXOUT1 / A/D PACER OUT
AUXOUT2 / SCANCLKAUXIN0 / A/D CONVERT / ATRIG
D/A EXTREF
AUXIN1 / A/D START TRIGGER
AUXIN2 / A/D STOP TRIGGER
AUXIN3 / D/A UPDATEAUXIN4 / D/A START TRIGGER
AUXIN5 / A/D PACER GATE
GND

Pin
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

13

Signal Name
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
DIO0
DIO1
DIO2
DIO3
DIO4
DIO5
DIO6
DIO7
CTR1 CLK
CTR1 GATE
CTR1 OUTGND
CTR2 CLK
CTR2 GATECTR2 OUT
GND

Specifications

PCI-DAS6052

Table 28. 16-channel single-ended mode
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

Signal Name
LLGND
CH0 IN
CH8 IN
CH1 IN
CH9 INCH2 IN
CH10 IN
CH3 IN
CH11 IN
CH4 IN
CH12 IN
CH5 IN
CH13 IN
CH6 IN
CH14 IN
CH7 IN
CH15 IN
LLGND
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
AISENSED/A OUT 0
D/A GND
D/A OUT1
PC +5 V
AUXOUT0 / D/A PACER OUT
AUXOUT1 / A/D PACER OUT
AUXOUT2 / SCANCLKAUXIN0 / A/D CONVERT / ATRIG
D/A EXTREF
AUXIN1 / A/D START TRIGGER
AUXIN2 / A/D STOP TRIGGER
AUXIN3 / D/A UPDATEAUXIN4 / D/A START TRIGGER
AUXIN5 / A/D PACER GATE
GND

Pin
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

14

Signal Name
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
n/c
DIO0
DIO1
DIO2
DIO3
DIO4
DIO5
DIO6
DIO7
CTR1 CLK
CTR1 GATE
CTR1 OUTGND
CTR2 CLK
CTR2 GATECTR2 OUT
GND

Measurement Computing Corporation
10 Commerce Way
Suite 1008
Norton, Massachusetts 02766(508) 946-5100
Fax: (508) 946-9500
E-mail: info@mccdaq.com
www.mccdaq.com