USB-CTR Series

High-Speed Counter/Timer Devices with Digital I/O
Features• High-speed pulse counter for
general counting applications• Up to 8 counter channels• 48 MHz maximum input
frequency• Software-selectable resolution
up to 64-bits• Aggregate scan rate of 8 MB/s
• Supports Totalize, Period, Pulsewidth, and Timing counter
input modes
USB-CTR Series devices support multiple counter input modes and synchronous operation• Four independent pulse-widthmodulation (PWM) timers

Overview• Eight bit-configurable digital
I/O channels

USB-CTR Series devices provide high-speed counter/timer operations synchronizedwith digital I/O functions. Both the eight-channel USB-CTR08 and the four-channel
USB-CTR04 feature high frequency and scan rates, debounce filtering, support for
multiple counting modes, and software-selectable resolution up to 64 bits. Bothdevices also provide eight individually-configurable digital I/O channels.

• Synchronous high-speed readsof digital and counter inputs

Supported Operating Systems• Windows® 11/10/8/7/Vista®
XP 32/64-bit

Counter I/O and Gating
USB-CTR Series devices support an aggregate throughput rate of 8 MB/s.
USB-CTR Series devices can be configured
for any resolution up to 64-bits, eliminating the need to cascade counters. The
following data streaming rates for thesecommon resolution setting are supported:•

16-bit: 4 MS/s•

32-bit: 2 MS/s•

64-bit: 1 MS/s

Each counter channel has a connection
point for counter input, counter output,
and counter gate.

• Linux®

Counter Inputs
Counter inputs can be read asynchronously under program control, or synchronously with digital inputs as part ofa digital scan group.
In both cases, counters can be configured
to function in one of the following ways:•

counter resets to 0 after each read•counter counts up or down andthen rolls over at a user-set limit•

counter counts until the user-set
limit has been reachedCounter Gates
Counter gates use input signals to clear
a counter, change counter direction, or
start/stop counting. Gate options aresoftware-selectable.

Counter Outputs

Counter inputs can concurrently monitor time periods, frequencies, pulses, andother event-driven incremental occurrences directly from pulse-generators,
limit switches, proximity switches, andmagnetic pick-ups.

Counter outputs can be used to control ortransmit signals to external devices, andalso to counter inputs, counter gates, ordigital inputs on a USB-CTR Series device.

USB-CTR Series Selection Chart

Measurement Computing

Model

Counter I/O
and Gates

Aggregate
Scan Rate

PWM
TimersSignalI/O

USB Cable
and SW CD

USB-CTR04

4

8 MB/s4

Screw Terminal✔

USB-CTR08

88 MB/s4

Screw Terminal✔

USB-CTR04-OEM

4

8 MB/s4

Header–

USB-CTR08-OEM

8

8 MB/s4

Header–(508) 946-5100

1

info@mccdaq.com

mccdaq.com

USB-CTR Series
Features
USB-CTR Series Block Diagram
USB
Port

D+/D-

Microcontroller
withUSB 2.0
High-Speed Interface

Power Control

VBUS
(5 V)
5V

3.3 V Always On

Power Supplies
8-Bit
Data
Bus

16-BitFIFOBus

USB-CTR08 only

Counter Inputs 0-3

Counter Inputs 4-7

Counter Gates 0-3

Counter Gates 4-7

Counter Outputs 0-3

Counter Outputs 4-7

DIO 0-7

DIO
Protection

Timer Outputs 0-3

FPGA

Trigger Input
External Clock Input

Signal I/O Connectors

Signal I/O Connectors

Clock
Output

3.3 V
1.2 V

Clock Output+VO

Counter Input Modes

The counter input connector (CxIN) is used as the primarycounter input, and the counter gate connector (CxGT) can beused to perform one of the following functions:

USB-CTR Series devices support the following counter input
modes:•

totalize mode (event counter)•

period measurement mode•

pulse-width measurement mode•

timing measurement mode

gate the counter•clear/reload the counter with the min limit value•

trigger a particular counter to begin counting.

Clear on Read: The counter is cleared after each read (synchronous or asynchronous). The value of the counter before it was
cleared is latched and returned. It is typically cleared to zero,but depending on counting mode, it may be cleared to the value
stored in the min limit register.

Each mode supports additional counter options.

Totalize Mode

Range Limit: Set max limit and min limit register values to mimic
limit switches in a mechanical counter.

In totalize mode, a USB-CTR Series device functions as a highspeed pulse event counter for general counting applications.
Each counter can be set to any resolution up to 64-bits based on
the software-selectable max limit and min limit register values.
The counters can accept frequency inputs up to 48 MHz.

(508) 946-5100

set the count direction•

The following totalize measurement mode options are softwareselectable:

Counter input modes are software-selectable. Some modes
include the max limit and the min limit register values, which
do not directly affect the current count, but set limits in somemodes to determine counter behavior.

Measurement Computing

•

2

•

When counting up, the counter freezes or rolls over to themin limit count whenever the count reaches the max limit
register value.

•

When counting down, the counter freezes or rolls over tothe max limit count whenever the count reaches the minlimit register value.

info@mccdaq.com

mccdaq.com

USB-CTR Series
Features
Non-recycle: The counter freezes if the max limit or min limit
is reached.

The following period measurement mode options are softwareselectable:•

When counting up, the counter stops when the max limit
is reached.

Period mode: Select one of the following period modes:•

When counting down, the counter stops when the minlimit is reached.

Counting resumes if the direction is reversed or if the counter isreloaded with a value between max limit and min limit.
CountDown: Enables count down mode. This mode is overridden by the state of the gate input if the gate is programmed for
direction control.
Output On: Enables counter output mode. By default, the counter output goes high when the counter reaches the value of
output register 0, and low when the counter reaches the valueof output register 1.

•

X1000 – The measurement is latched each time 1000 complete periods are observed.

Optionally, the counter gate connector (CxGT) can be used togate the counter.

Period Measurement Mode
In period measurement mode, a USB-CTR Series device measures
the period of any signal at a counter input (CxIN). The device
counts the integral number of ticks that make up the period,
and the data returned is always time measured in ticks.

•

When CxGT is high, the counter is enabled.

•

When CxGT is low, the counter is disabled, but holds thecount value.

The 96 MHz system clock is used as the timing source. Pulse
widths from sub-microsecond to many seconds can be measured.

The measurement period is the time from edge-to-edge, either
both rising or both falling. Period data is latched as it becomes
available, and is acquired at the counter read rate.

Tick size: The tick size (or pulse width resolution) is a fundamental unit of time derived from the period of the 96 MHz system
clock. Four counter channel tick sizes are available – 20.83 ns,
208.3 ns, 2083.3 ns, and 20833.3 ns.

The data returned is interpreted as time measured in ticks. Thisdata represents the number of tick size intervals counted during
the period measurement.

Timing Mode

Optionally, the counter gate connector (CxGT) can be used togate the counter.

In timing mode, a USB-CTR Series device measures the time
between an event on the counter input (CxIN) and a subsequent
event on the counter gate (CxGT), such as the rising or fallingedge of one event with respect to the rising or falling edge ofanother event (based on the edge detection setting).
Whenever the time measurement is latched from the counter,the counter is immediately cleared and enabled for accepting
the subsequent time period, which starts with the next edge on
the main channel.

The 96 MHz system clock is used as the timing source. Periods
from sub-microsecond to many seconds can be measured.

(508) 946-5100

X100 – The measurement is latched each time 100 complete periods are observed

The data returned is interpreted as time measured in ticks. Thisdata represents the number of tick size intervals counted during
the pulse width measurement.

Count Trigger: The counter starts counting when the countergate signal goes active. By default, active is on the rising edge.

Measurement Computing•

Every time the pulse width measurement is latched from thecounter, the counter is immediately cleared and enabled to countthe time for the next pulse width. The pulse width measurements
are latched as they become available.

Clear/Reload: Clears the count to zero unless counting in Range
Limit mode. If counting in Range Limit mode, the counter gate
signal reloads the counter from the min limit register.

When CxGT is low, the counter is disabled, but holds thecount value.

X10 – The measurement is latched each time 10 complete
periods are observed.

In pulse width measurement mode, a USB-CTR Series device
measures the time from the rising edge to the falling edge, orvice versa, on a counter input signal (CxIN). The measurement
is either pulse width low or pulse width high, depending upon
the edge detection setting.

Gating: Allows the counter gate connector (CxGT) to gate thecounter. By default, the counter is enabled when the CxGT signal
is high. When the CxGT signal is low, the counter is disabled,but
holds the count value.

••

Pulse Width Measurement Mode

Direction Control: Allows the counter input connector (CxIN) to
act as the pulse source and the counter gate connector (CxGT)
to act as the direction. By default, the counter increments when
CxGT=1 (high), and decrements when CxGT=0 (low).

When CxGT is high, the counter is enabled.

X1 – The measurement is latched each time one complete
period is observed.

Tick size: The tick size (or period resolution) is a fundamental
unit of time derived from the period of the 96 MHz system clock.
Four counter channel tick sizes are available – 20.83 ns, 208.3
ns, 2083.3 ns, and 20833.3 ns.

Output Initial State: Sets the initial state of the counter output
to either high or low.

•

•

3

info@mccdaq.com

mccdaq.com

USB-CTR Series
Features
Trigger After Stable Mode

The following example measures the time between the risingedge on a counter input (CxIN) and the falling edge on the
counter gate (CxGT). The counter read operation returns zeroes
until one complete time measurement has been taken. Then,the time in ticks is latched by the device until the next timemeasurement has been completed. Rising edges on the counter
input channel clear the counter and falling edges on the gate
input latch the output of the counter at that time.

In trigger after stable mode, the output of the debounce module does not change state until a period of stability has beenachieved. The input has an edge, and then must be stable for aperiod of time equal to the debounce time.

Trigger Before Stable ModeIn trigger before stable mode, the output of the debounce module
immediately changes state, but does not change state again until
a period of stability has passed. Use this mode to detect glitches.

Debounce Filter Mode Comparisons
The following diagram shows how the two modes interpret thesame input signal, which exhibits glitches. Notice that the trigger before stable mode recognizes more glitches than the trigger
after stable mode. Use the bypass option to achieve maximum
glitch recognition.

Example of a counter input channel in timing mode
The data returned is interpreted as time measured in ticks. Thisdata represents the number of tick size intervals counted during
the timing measurement.

Debounce Time

Tick size: The tick size (or timing resolution) is a fundamental
unit of time derived from the period of the 96 MHz system clock.
Four counter channel tick sizes are available – 20.83 ns, 208.3
ns, 2083.3 ns, and 20833.3 ns.

Debounce Time

Debounce Time

Input

Trigger Before Stable

Debounce Filters

Trigger After Stable

USB-CTR Series devices have debounce circuitry which eliminates switch-induced transients that are typically associatedwith electromechanical devices including relays, proximity
switches, and encoders.

BypassExample of two debounce filter modes interpreting the same signal
Trigger after stable mode behaves more like a traditional debounce
function: rejecting glitches and only passing state transitions
after a required period of stability. Trigger after stable mode isused with electromechanical devices like encoders and mechanical switches to reject switch bounce and disturbances due to avibrating encoder that is not otherwise moving.

All debounce filter options are software selectable. You can selecta debounce time, debounce mode, and rising-edge or falling-edge
sensitivity. Each channel can be debounced with 16 programmable debounce times in the range of 500 ns to 25.5 ms.
The signal from the buffer can be inverted before it enters thedebounce circuitry. The inverter is used to make the input risingedge or falling-edge sensitive.

Digital I/O
USB-CTR Series devices can connect up to eight digital I/O
lines. The digital I/O connectors can detect the state of any
TTL-level input.

Pull-Up/Down Jumper
The digital port has 47 kΩ resistors that you can configure as
pull-up or pull-down with internal jumper.

Debounce filter modes – trigger after stable and trigger before stable– and a debounce bypass

Unconnected inputs are pulled low by default to 0 V through47 kΩ resistors. The pull-up/down voltage is common to all ofthese resistors.

Edge selection is available with or without debounce. In thiscase, the debounce time setting is ignored and the input signal
goes straight from the inverter or inverter bypass to the countermodule.
The two debounce filter modes are trigger after stable and trigger
before stable. In either mode, the selected debounce time determines how fast the signal can change and still be recognized.

Measurement Computing(508) 946-5100

4

info@mccdaq.com

mccdaq.com

USB-CTR Series
Features
Synchronous Counter and Digital
Inputs
USB-CTR Series devices can and read digital and counter inputs
simultaneously at the supported data streaming rates (refer toCounter I/O and Gating).

When using the external trigger, the counter begins counting
when the scan starts, even though acquisition of the count isheld off by the trigger. To coordinate the start of the acquisition
with the start of the count, you could use the trigger signal toalso trigger the gate of the counter in use. Clearing the counter
before starting the scan re-arms the gate trigger.

Timer Output

External Clock Pacing

USB-CTR Series devices have four 32-bit timer outputs. Eachtimer can generate a programmable width pulse with a softwareselectable frequency in the range of 0.02235 Hz to 48 MHz. At
higher frequencies, the timer output frequency and duty cycle
depend on the load impedance and the supply.

You can pace synchronous acquisition of counter data by the
onboard clock or by an external clock connected to the external
clock input connector.

The timer output rate and pulse width can be updated asynchronously at any time; however, doing so results in a pulse streamthat is not seamless.

Use the +VO connector to supply power to external devices or
circuitry.

Power Output
The maximum total output current that can be drawn from all
USB-CTR Series device connections (counter outputs, timer outputs, digital outputs, pacer clock output, and +VO) is 240 mA.
This maximum applies to most personal computers and selfpowered USB hubs. Bus-powered hubs and notebook computers
may limit the maximum available output current to 100 mA.

The following timer output options are software-selectable:•

pulse frequency•

duty cycle (pulse width divided by the pulse period)•

number of pulses to generate•

time delay before starting the timer output after it’senabled•resting state of the output (idle high or idle low)

If the device requires current that exceeds the current available
from the computer, connect the device to a self-powered hub or
power the computer with an external power adapter.

Both the period and time delay ranges are 20.83 ns to 44.739 seconds.

USB-CTR Series OEM Versions
OEM versions have board-only form factors with header connectors for OEM and embedded applications. All devices can befurther customized to meet customer needs.

+5 V

Timer
Generator

TMRx Terminal

USB-CTR Series PWM timer channel
The OEM versions have the same specifications as the standard
devices, but come in a board-only form factor with header connectors
instead of screw terminals.

Trigger Input
USB-CTR Series devices can trigger synchronous acquisitions ofcounter data internally with software or externally using thedigital trigger input connector.
The digital trigger input allows TTL-level triggering with latencies guaranteed to be less than 20.83 ns. The acquisition can betriggered on a rising or falling edge, or on a high or low level.
The trigger input is TTL logic. Latency is one sample period,
maximum. The input signal range is –0.5 V to 5.5 V maximum.
The logic level (1 or 0) and the rising or falling edge for thediscrete trigger input are software-selectable.

Measurement Computing(508) 946-5100

5

info@mccdaq.com

mccdaq.com

USB-CTR Series
Software
Software Support
USB-CTR Series devices are supported by the software in the table below.
Ready-to-Run Applications
Data acquisition companion software with drag-and-drop interface that is used to acquire,view, and log data, and generate signals. DAQami can be configured to log analog, digital, andcounter channels, and to view that data in real-time or post-acquisition on user-configurable
displays. Logged data can be exported for use in Excel® or MATLAB®. Windows OS

DAQami™

DAQami is included with the free MCC DAQ Software bundle.

An interactive installation, configuration, and test utility for MCC hardware. Windows OS

InstaCal™

InstaCal is included with the free MCC DAQ Software bundle.

TracerDAQ™ andTracerDAQ Pro

Virtual strip chart, oscilloscope, function generator, and rate generator applications used togenerate, acquire, analyze, display, and export data. Supported features may vary by hardware.
The Pro version provides enhanced features. Windows OS
TracerDAQ is included with the free MCC DAQ Software bundle.
TracerDAQ Pro is available as a purchased software download.

General-Purpose Programming Support
Universal Library™
(UL) for Windows

Library for developing applications in C, C++, VB, C# .Net, VB .Net, and Python on Windows.
The UL for Windows is included with the free MCC DAQ Software bundle.
The UL Python API for Windows is available on GitHub (https://github.com/mccdaq/mcculw).

Library for developing applications in C, C++, and Python on Linux.
UL for Linux®

UL for Linux is available on GitHub (https://github.com/mccdaq/uldaq).
Open-source, third-party Linux drivers are also available for supported MCC devices.

Application-Specific Programming Support
ULx forNI LabVIEW™

DASYLab®

Measurement Computing

A comprehensive library of VIs and example programs for NI LabVIEW that is used to develop
custom applications that interact with most MCC devices. Windows OS
ULx for NI LabVIEW is included with the free MCC DAQ Software bundle.
Icon-based data acquisition, graphics, control, and analysis software that allows users to create
complex applications in minimal time without text-based programming. Windows OS
DASYLab is available as a purchased software download. An evaluation version is available for28 days.

(508) 946-5100

6

info@mccdaq.com

mccdaq.com

USB-CTR SeriesSpecifications
Specifications

External Trigger

Trigger source: External digital; TRIG terminal
Trigger mode: Software-selectable for edge or level sensitive, rising or fallingedge, high or low level.
Trigger latency: 100 ns max
Trigger pulse width: 100 ns min
Input type: Schmitt trigger, 47 kΩ pull-down to ground with 33 Ω in series
Schmitt trigger hysteresis: 0.76 V typ, 0.4 V min, 1.2 V max
Input high voltage threshold: 1.74 V typ, 1.3 V min, 2.2 V max
Input high voltage limit: 5.5 V absolute max
Input Low voltage threshold: 0.98 V typ, 0.6 V min, 1.5 V max
Input low voltage limit: –0.5 V absolute min, 0 V recommended min

All specifications are subject to change without notice. Typical for 25°C unless
noted otherwise.
These specifications apply to both USB-CTR Series standard and OEM versions
unless noted otherwise.

CounterCounter type: FPGACounters
USB-CTR08: 8
USB-CTR04: 4
Each counter channel has a corresponding input, gate, and output connector
Counter input modes: Totalize, Pulse width, Period, Timing
Mode options: Non-Recycle, range limit, clear on read, up/downGate options: Clear|reload, direction control, gate, count trigger; mode dependent
Resolution: Up to 64-bits (software-selectable)
Maximum input frequency: 48 MHz
Debounce times: 16 steps from 500 ns to 25.5 ms; positive or negative edge sensitive; glitch detect mode or debounce mode; software-selectable.
Timebase and accuracy: 96 MHz (24 MHz – 30 ppm with a 4x DLL (delay-lockedloop))Counter read pacer: Internal or external scan pacer up to 4 MHz
Period/pulse width/timing resolution: 20.83 ns; 208.3 ns; 2.083 µs; or 20.83 µs
Input type (counter input and gate connectors): Schmitt trigger, 47 kΩ pulldown to ground with 33 Ω in series
Schmitt trigger hysteresis (C0IN to C7IN and C0GT to C7GT): 0.76 V typ,0.4 V min, 1.2 V max
Input high voltage threshold (C0IN to C7IN and C0GT to C7GT): 1.74 V typ,1.3 V min, 2.2 V max
Input high voltage limit (C0IN to C7IN and C0GT to C7GT): 5.5 V absolute max
Input low voltage threshold (C0IN to C7IN and C0GT to C7GT): 0.98 V typ,0.6 V min, 1.5 V max
Input low voltage limit (C0IN to C7IN and C0GT to C7GT): –0.5 V absolutemin, 0 V recommended min
Output high voltage: 4.4 V min (IOH = –50 µA); 3.76 V min (IOH = –24 mA)
Output low voltage: 0.1 V max (IOL = 50 µA); 0.44 V max (IOL = 24 mA)
Output current: 24 mA max per pin, constrained to 240 mA across all output pins
(counter outputs, timer outputs, digital outputs, pacer clock output, and +VO)

External Clock Input/Output

Terminal names: CLKI, CLKO
Terminal type
CLKI: Input, active on rising edge
CLKO: Output, power on default is 0 V, active on rising edge
Input clock frequency: 4 MHz, max
Input clock pulse width:10.417 ns min
Input type: Schmitt trigger, 47 kΩ pull-down to ground with 33 Ω in series
Input Schmitt trigger hysteresis: 0.76 V typ, 0.4 V min, 1.2 V max
Input high voltage threshold: 1.74 V typ, 1.3 V min, 2.2 V max
Input high voltage limit: 5.5 V absolute max
Input low voltage threshold: 0.98 V typ, 0.6 V min, 1.5 V max
Input low voltage limit: –0.5 V absolute min,0 V recommended min
Output clock frequency: 4 MHz, max
Output clock pulse width: 10.417 ns
Output high voltage: 4.4 V min (IOH = –50 µA), 3.78 V min (IOH = –24 mA)
Output low voltage: 0.1 V max (IOL = 50 µA), 0.44 V max (IOL = 24 mA)
Output current: 24 mA max per pin, constrained to 240 mA across all output pins
(counter outputs, timer outputs, digital outputs, pacer clock output, and +VO)

MemoryFIFO: 8 KS
Non-volatile EEPROM: 32 KB (10 KB firmware storage, 22 KB calibration/user data)

Power

Supply current, USB source
During enumeration: < 100 mA
After USB enumeration: < 500 mA+VO power available: After USB enumeration: 5 V, ± 5%
+VO output current: After USB enumeration: 24 mA max per pin, constrained to
240 mA across all output pins (counter outputs, timer outputs, digital outputs,
pacer clock output, and +VO)

TimersTerminal names: TMR0, TMR1, TMR2, TMR3
Timer type: PWM output with count, period, delay, and pulse width registers
Output value: Default state is idle low with pulses high, software-selectable
output invert
Internal clock frequency: 96 MHz
Effective frequency range: 0.022 Hz to 48 MHz
Register widths: 32-bit
High pulse width: 10.42 ns min
Low pulse width: 10.42 ns min
Output high voltage: 4.4 V min (IOH = –50 µA); 3.76 V min (IOH = –24 mA)
Output low voltage: 0.1 V max (IOL = 50 µA); 0.44 V max (IOL = 24 mA)
Output current: 24 mA max per pin, constrained to 240 mA across all output pins
(counter outputs, timer outputs, digital outputs, pacer clock output, and +VO)USB

USB device type: USB 2.0 (high-speed)Device compatibility: USB 1.1, USB 2.0, USB 3.0
USB cable type: A-B cable, UL type AWM 2725 or equivalent. (min 24 AWG VBUS/GND,
min 28 AWG D+/D–)
USB cable length: 3 m (9.84 ft) max

Environmental

Operating temperature range: 0 °C to 50 °C
Storage temperature range: –40 °C to 70 °C
Humidity: 0% to 90% non-condensing

Digital Input/Output

Digital type: TTL
Number of I/O: 8
Configuration: Bit-configurable as input (power on default) or output
Pull-up configuration: The port has a 47 kΩ resistor configurable as a pull-up or
pull-down (default) with an internal jumper.
Digital I/O transfer rate (system-paced, asynchronous): 33 to 8000 port reads/
writes or single bit reads/writes per second typical, system dependent.
Digital input pacing: Onboard clock, external input scan clock (CLKI)
Digital input trigger source: External single channel digital trigger (TRIG)
Input high voltage: 2.0 V min, 5.0 V absolute max
Input low voltage: 0.8 V max, 0 V recommended min
Output high voltage: 4.4 V min (IOH = –50 µA), 3.76 V min (IOH = –24 mA)
Output low voltage: 0.1 V max (IOL = 50 µA), 0.44 V max (IOL = 24 mA)
Output current: 24 mA max per pin, constrained to 240 mA across all output pins
(counter outputs, timer outputs, digital outputs, pacer clock output, and +VO)

Measurement Computing(508) 946-5100

Mechanical

Dimensions (L × W × H)
Standard versions: 127 × 89.9 × 35.6 mm (5.00 × 3.53 × 1.40 in.)OEM versions: 127 × 89.9 × 35.6 mm (4.7 × 3.4 × 0.60 in.)
User connection length: 3 m (9.84 ft) max

Signal Connector

Standard versions: Two banks of screw-terminal blocks
Wire gauge range: 16 AWG to 30 AWG
OEM versions: Two 1 × 28 pin 0.1 in. pitch headers, labeled W1 and W3

7

info@mccdaq.com

mccdaq.com

USB-CTR Series
Ordering
Order Information

Software also Available from MCC

HardwarePart No.

Description

TracerDAQ Pro

Out-of-the-box virtual instrument suite with strip chart,
oscilloscope, function generator, and rate generator –professional version

DASYLabIcon-based data acquisition, graphics, control, and analysis
softwarePart No.

Description

USB-CTR04

High-speed counter/timer device with 4 counter
I/O, 4 PWM timer outputs, and 8 digital I/O.
Includes USB cable and MCC DAQ software.

USB-CTR08

High-speed counter/timer device with 8 counter
I/O, 4 PWM timer outputs, and 8 digital I/O.
Includes USB cable and MCC DAQ software.

USB-CTR04-OEM

Board-only high-speed counter/timer device
with 4 counter I/O, 4 PWM timer outputs, and8 digital I/O.

USB-CTR08-OEM

Board-only high-speed counter/timer device
with 8 counter I/O, 4 PWM timer outputs, and8 digital I/O.

Measurement Computing
DS USB-CTR-Series-data(508) 946-5100

8

info@mccdaq.com

mccdaq.com
April 2018. Rev 8© Measurement Computing Corporation