OLED SPECIFICATION
Model No:

WEO001602C

General Specification
ItemDimension

Unit

Number of Characters

16 characters x 2 Lines－Module dimension

68.5 x 17.5 x 2.17mm

View area

58.22 x 13.52mm

Active area

56.22 x 11.52mm

Dot size

0.57 x 0.67mm

Dot pitch

0.60 x 0.70mm

Character size

2.97 x 5.57mm

Character pitch

3.55 x 5.95mm

Panel type

OLED , Monochrome

Duty

1/16

IC

SSD1311

Interface

6800, 8080, SPI, I2C

Size

2.26 inch

WEO001602C

第 2 頁，共 7 頁

Contour Drawing & Block Diagram(102.3)

13.75

10GlueProtective Tape
2.0 Max.
Non-Bending area

Contact side

0.60.57

Contact side

S79(SEG49)

5.57
5.95

Pull Tape

Shading Tape

P0.7*32=22.4±0.05
23.8±0.2

0.7

Polarizer

0.4

0.1±0.03
0.9
1.8
3.6±0.21033

0.1±0.03

2.99
11.52 (AA)

22

12- R
0.5

1.99
13.52 (VA)PIN SYMBOL PIN SYMBOL
18
D01NC
2VSL19
D13VSS20
D24 REGVDD 21
D35SHLC
22
D46SHLS
23
D524
D67
VDD
D78VDDIO 2526
IREF
9BS027ROM010BS1BS2ROM12811GPIOOPR029
1213CS#
30
OPR1
RES#
1431 VCOMH
3215
D/C#
VCC
16 R/W#(WR#) 33
NC
17 E(RD#)

58.22 (VA)
56.22 (AA)45

2.17±0.2

0.5
16.5 (Pol.)17.5±0.2

0.5

33.8

0.67

68.5±0.264.5±0.2
63.5±0.2 (Pol.)S1(SEG10)
C1(COM0)

2.97

80*16

3.55
C16(COM15)SCALE 2/1

S2(SEG60)
S80(SEG99)

The non-specified tolerance of dimension is ±0.3 mm .

WEO001602C

第 3 頁，共 7 頁

Interface Pin Function
Pin No.

Symbol

1NC－2VSLP

3VSSP

4

REGVDDI5SHLCPin Type Description

I

No connection
This is segment voltage (output low level) reference pin.
When external VSL is not used, this pin should be left open.
When external VSL is used, connect with resistor and diode toground (details depend on application).
Ground pin. It must be connected to external ground.
Internal VDD regulator selection pin in 5V I/O application mode.
When this pin is pulled HIGH, internal VDD regulator is enabled (5VI/O application).
When this pin is pulled LOW, internal VDD regulator is disabled(Low voltage I/O application).
This pin is used to determine the Common output scanning direction.
COM scan direction
SHLC10COM scan direction
COM0 to COM31(Normal)
COM31 to COM0(Reverse)

Note(1) 0 is connected to VSS(2) 1 is connected to VDDIOThis pin is used to change the mapping between the display data
column address and the Segment driver.
SEG scan direction
6SHLS

I

7VDD

P

8VDDIOP9BS010BS1ISHLS10

SEG direction
SEG0 to SEG99
SEG99 to SEG0(Normal)(Reverse)

Note(1) 0 is connected to VSS(2) 1 is connected to VDDIOPower supply for core logic operation.
VDD can be supplied externally or regulated internally.
In LV IO application (internal VDD is disabled), this is a power input
pin.
In 5V IO application (internal VDD is enabled), VDD is regulated
internally from VDDIO.
A capacitor should be connected between VDD and VSS under all
circumstances.
Low voltage power supply and power supply for interface logic levelin both Low Voltage I/O and 5V I/O application. It should matchwith the MCU interface voltage level and must be connected toexternal source.
MCU bus interface selection pins. Select appropriate logic setting
as described in the following table. BS2, BS1 and BS0 are pin select.
Bus Interface selection
WEO001602C

第 4 頁，共 7 頁

11BS2

12

GPIO

I/O

13

CS#

I

14

RES#

I

15

D/C#

I

16

R/W#(WR#)I

17

E(RD#)

I

18

D0

I/O

Note
(1) 0 is connected to VSS(2) 1 is connected to VDDIO
It is a GPIO pin. Details refer to OLED command DCh.
This pin is the chip select input connecting to the MCU.
The chip is enabled for MCU communication only when CS# ispulled LOW (active LOW).
In I2C mode, this pin must be connected to VSS.
This pin is reset signal input.
When the pin is pulled LOW, initialization of the chip is executed.
Keep this pin pull HIGH during normal operation.
This pin is Data/Command control pin connecting to the MCU.
When the pin is pulled HIGH, the data at D[7:0] will be interpreted
as data.
When the pin is pulled LOW, the data at D[7:0] will be transferred toa command register.
In I2C mode, this pin acts as SA0 for slave address selection.
When serial interface is selected, this pin must be connected to VSS.
This pin is read / write control input pin connecting to the MCUinterface.
When 6800 interface mode is selected, this pin will be used as
Read/Write (R/W#) selection input. Read mode will be carried out
when this pin is pulled HIGH and write mode when LOW.
When 8080 interface mode is selected, this pin will be the Write(WR#) input. Data write operation is initiated when this pin is pulled
LOW and the chip is selected.
When serial or I2C interface is selected, this pin must be connected
to VSS.
This pin is MCU interface input.
When 6800 interface mode is selected, this pin will be used as theEnable (E) signal.
Read/write operation is initiated when this pin is pulled HIGH andthe chip is selected.
When 8080 interface mode is selected, this pin receives the Read(RD#) signal. Read operation is initiated when this pin is pulled
LOW and the chip is selected.
When serial or I2C interface is selected, this pin must be connected
to VSS.
These pins are bi-directional data bus connecting to the MCU data

WEO001602C

第 5 頁，共 7 頁

19D120

D221D322D423D524

D625

D726IREF

27ROM0bus.
Unused pins are recommended to tie LOW.
When serial interface mode is selected, D0 will be the serial clock
input: SCLK; D1 will be the serial data input: SID and D2 will be theserial data output: SOD.
When I2C mode is selected, D2, D1 should be tied together and serve
as SDAout, SDAin in application and D0 is the serial clock input,SCL.

IThis pin is the segment output current reference pin.
IREF is supplied externally.
A resistor should be connected between this pin and VSS to maintaincurrent of around 15uA.
These pins are used to select Character ROM; select appropriate logic
setting as described in the following table. ROM1 and ROM0 arepin select as shown in below table:
Character ROM selection

I28

ROM129OPR0Note(1) 0 is connected to VSS(2) 1 is connected to VDDIOThis pin is used to select the character number of character generator.
Character RAM selection

I30

OPR131

VCOMH

P32

VCCP33NC－Note(1) 0 is connected to VSS(2) 1 is connected to VDDIOCOM signal deselected voltage level.
A capacitor should be connected between this pin and VSS.
No external power supply is allowed to connect to this pin.
Power supply for panel driving voltage. This is also the mostpositive power voltage supply pin. It is supplied by external highvoltage source.
No connection

WEO001602C

第 6 頁，共 7 頁

Absolute Maximum Ratings
ItemSymbol

MinMax

Unit

Supply Voltage For Logic

VDD

-0.3

VDDIO

V

Power Supply for I/O pins

VDDIO-0.3

6V

Operating Voltage

VCC016V

Operating TemperatureTOP-40+80℃

Storage Temperature

TST-40+85℃

Electrical Characteristics
DC Electrical Characteristics
Item
Supply Voltage For Logic

SymbolVDDCondition

Min

TypMaxUnit

Low Voltage I/O

2.8

3.0

3.3

V

5V I/O(VDD as output)－－－V

Low Voltage I/O

2.8

3.0

3.3

V

5V I/O

4.8

5.0

5.3

V

Power supply for I/O pins VDDIOSupply Voltage for OLED

VCC

－

11.5

1212.5V

Input High Volt.

VIH－0.8xVDDIO－－V

Input Low Volt.

VIL－－－0.2xVDDIO

V

Output High Volt.

VOH

IOH=-0.5mA

0.9xVDDIO－－V

Output Low Volt.

VOL

IOL=0.5mA－－

0.1xVDDIOV

50% Check Board
Operating Current

ICC

VCC=12V－

1820mA

WEO001602C

第 7 頁，共 7 頁