SHF Communication Technologies AG
Wilhelm-von-Siemens-Str. 23D • 12277 Berlin • Germany
Phone +49 30 772051-0 • Fax +49 30 7531078
E-Mail: sales@shf.de • Web: http://www.shf.deDatasheet
SHF 601 A60 Gbps
2:1 Multiplexer

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 1/10

Description
The SHF 601 A is a 2:1 Multiplexer operating at data rates up to 60 Gbps for use in broadband test
setups and telecom transmission systems. Two 30 Gbps single ended serial data streams are acceptedby the multiplexer and converted into one differential data signal at a nominal output data rate of 60 Gbps.
A single ended clock signal (nominally 30 GHz) with a frequency half of the output data rate drives theSHF 601 A. All RF in- and output ports are AC-coupled. Unused in- or output ports should be terminated.

FeaturesBroadband operation up to 60 Gbps
Differential data output, 650mV single ended output swing
Single ended clock and data inputs
Output Level Control
Bias BoardApplications

100G Ethernet development and prototyping
OC-768 / STM-256 applications
Telecom transmission

Fibre Channel
Broadband test and measurement equipment®

Block Diagram
SHF601 AOutOutA

BMuxClkBiasBoard

VeeOptions
®

Option Inverted Clock – Phase of the clock input port is shifted by 180°

Fibre Channel is a registered trademark of the Fibre Channel Industry Association

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 2/10

Timing Diagram
AA1

A2

A3

A4

B

B1

B2

B3

B4

CLKOpt.
CLKOUT

A1

B1

A2B2A3B3A4B4time

Bias Board
At delivery, the bias board is mounted on a common base plate, together with the SHF 601 A MUX. Whenusing the bias board only one supply voltage of -5V needs to be applied; all operating voltages will be
provided by the bias board.
With the factory settings all bias voltages are set to optimum / maximum output voltage. However, if
required the customer can adjust the output level “LVL”, the input data bias voltage “DB” and the clockbias voltage “CLB” with the appropriate trim potentiometers on the bias board.
For system applications it is possible to remove the bias board. In that case the operating voltages haveto be supplied by the customer’s circuitry.
Output Level Control “LVL”
Data Bias Adjust “DB”
Not Used
Clock Bias Adjust “CLB”-5V

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 3/10

Absolute Maximum Ratings
Parameter

Unit

SymbolMin.

Typ.

Max.

Comment

Data Input Voltage

mV

Vdata in900

Peak-to-Peak

Clock Input VoltagemV

Vclk in900

Peak-to-Peak

External DC Voltage on
RF Input Ports

VVDCin-10+10AC coupled inputs

External DC Voltage on
RF Output Ports

VVDCout-10+10AC coupled outputs

DC Supply Voltage

VVee-5.50Unit

SymbolMin.

Minimum Input Data Rate

Gbps

Rin,minMaximum Input Data Rate

Gbps

Rin,max

30

Data Input Voltage

mVVdata in

200

800

Eye Amplitude;
500 mV recommended;

External DC Voltage on
RF Data Input Ports

VVDCin-9+9AC coupled inputs

Min. Clock Input Frequency

GHzfin,min

Max. Clock Input Frequency

GHzfin,max

30

Clock Input VoltagemVpp

Vclk in

300

800

Peak-to-Peak;
500 mV recommended

VVDCin-9+9AC coupled input

Input Parameters

Specifications
Parameter

Typ.

Max.

CommentInput Parameters

External DC Voltage on
RF Clock Input Port111

1

For clock input frequencies between 1…3 GHz a clock input signal slew rate of ~10 V/ns is required

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 4/10

Parameter

Unit

Symbol

Min.

Typ.

Max.

12Comment

Minimum Output Data Rate

Gbps

Rin,minMaximum Output Data Rate

Gbps

Rin,max60

64

Output Voltage

mVVout550630800

Eye Amplitude;
Single ended;
Adjustable up to -3dB

Rise / Fall time

pstr/tf

81020%...80%

fsJrms350

500

Supply Voltage

VVee-5-4.8

Supply Current

mAIee

430

460

Power Dissipation

mW

Pd

2150

Output Level Adjust

V

LVL

-3.3

Input Data Bias

VDB-3.3-1,650Clock Bias

VCLB-3.3-1,650°C

Tambient

15

Output Parameters

Output Jitter, RMS value

32@ 500mVpp clock input@ 500mVpp clock input

Power Requirements-5.2@ VEE = -5V;
incl. Bias Board

Bias Voltages
0if not used, connect to gndConditions
Operating Temperature2335

For output data rates between 2…6 Gbps a clock input signal slew rate of ~10 V/ns is required
Test condition: Input Signal JitterRMS = 230 fs

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 5/10

Typical Output Eye Diagrams
31

The measurements below had been performed using a SHF 12103 A BPG (PRBS 2 -1) and an Agilent
86100D DCA with Precision Time Base Module (86107A) and 70 GHz Sampling Head (86118A). The
outputs of the multiplexer module had been connected directly to the DCA input.

Out @ 64 Gbps

Out inv. @ 64 Gbps

Out @ 60 Gbps

Out inv. @ 60 Gbps

Out @ 56 Gbps

Out inv. @ 56 Gbps

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 6/10

Out @ 50 Gbps

Out inv. @ 50 Gbps

Out @ 43 Gbps

Out inv. @ 43 Gbps

Out @ 32 Gbps

Out inv. @ 32 Gbps

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 7/10

Out @ 28 Gbps

Out inv. @ 28 Gbps

Out @ 25 Gbps

Out inv. @ 25 Gbps

Out @ 16 Gbps

Out inv. @ 16 Gbps

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 8/10

Out @ 60 Gbps, Level = -3dBOut! @ 60 Gbps, Level = -3dB

Out @ 60 Gbps, tr/tf

Out! @ 60 Gbps, tr/tf

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 9/10

Outline Drawing
459,1

3

2

9,1

1GND3,85,08
4 x 5,08

1012,34x Ø2,7OutOutAB

SHF 601 A
35Clk
292938
35

MUX

19

XXXXX

SHF AG Berlin

PortConnector

Out1.85mm (V) femaleOut

1.85mm (V) femaleA

2.92mm (K) femaleB

2.92mm (K) female

Clk

2.92mm (K) female

PinDesignation

1

Level (LVL)

2

Data Bias (DB)3nc

4Clock Bias (CLB)5-5V

CLB -5V33

LVL DB2834
40
47,29,65,08
9,7
19,5

9,6

All dimensions in mm.

SHF reserves the right to change specifications and design without notice – SHF 601 A - V005 – May 20, 2016

Page 10/10