Euvis

8 GHz Programmable divide-by-128 to 255, DV255N

8GHz Programmable Divide-by-128 to 255
DV255NPRODUCT DESCRIPTION
DV255N is a high-speed programmable modulus (128 to 255) static divider in 24-pin
4x4mm plastic QFN package. Due to its high input sensitivity, low output phase noise,and small size, DV255N is well suited for wide-range of applications fromcommunications, instrumentation, radios/radar, to medical etc. It has differential input
and output and accepts input frequency from 0.2GHz (sine wave, DC for square wave) to8GHz. Seven TTL/LVTTL-compatible modulus control pins are provided to selectdesired modulus between 128 and 255. A single power supply of +5V is required.

KEY FEATURES• 0.2-8GHz Bandwidth• Programmable modulus of 128 to 255• Low phase noise: -140 dBc/Hz• High input sensitivity: -25 dBm• Output amplitude: 800 mVp-p (differential)• Differential input and output• 50Ω input/output impedance• Single power supply: +5V• Current consumption: 150mA• 24-pin 4x4mm plastic QFN package

BLOCK DIAGRAM

3V50ININVCC5050÷128~255

50OUT
OUT

CTR[0:6]

1
DV255N_DS_1b Specs subject to change without prior notice.

Euvis8 GHz Programmable divide-by-128 to 255, DV255N

ELECTRICAL SPECIFICATIONSRoom temperature, Zo=50Ω, Vcc=+5V

Parameter

Conditions

Ambient Temperature

Min

TypicalMax

Units

-40

2585oCMax input frequency

Sine wave input

8GHzMin input frequency1

Sine wave input

0.2

GHzInput power2

fin=0.2-8GHz, single ended-25

10dBmOutput amplitude 1

fin=8GHz, single ended

400

mVp-p

Output amplitude 2

fin=8GHz, differential800mVp-p

FeedthroughInput frequency at output-25dB< 8GHz30dB

SSB 100kHz offset-140dBc/Hz

Output rise/fall time

20% to 80%

50ps

Input/output return loss

< 8GHz12dB

Reverse isolation
Phase noise

Output Impedance

DC, output pin to Vcc

455055ΩControl Low Level3

DC, control pin to GND

-0.3

00.3

VControl High Level3

DC, control pin to GND

1.0

2.0

3.5

V

Current Consumption

150mA

1Minimum input frequency is DC with square-wave input signal.
AC coupling is recommended for input signals. Common mode voltage of 3V is required for DC-coupled input
signals in order to match internal input bias of 3V.
3CTR[0:6] modulus control pins.
22
DV255N_DS_1b Specs subject to change without prior notice.

Euvis8 GHz Programmable divide-by-128 to 255, DV255NPIN DESCRIPTION
Pin No.

Name
GND

1, 3, 5, 6,13, 14, 18
2
4
7, 11, 12,16, 20, 24
89
10
15
17
19
21
2223

SignalGroundIN
IN_VCC

Complimentary input
Positive power supply (+5V)

CTR0CTR1CTR2OUT
OUT_CTR6CTR5CTR4CTR3TTL/LVTTL-compatible modulus control 0
TTL/LVTTL-compatible modulus control 1
TTL/LVTTL-compatible modulus control 2
Divided output
Divided complimentary output
TTL/LVTTL-compatible modulus control 6
TTL/LVTTL-compatible modulus control 5
TTL/LVTTL-compatible modulus control 4
TTL/LVTTL-compatible modulus control 3

Input

PIN ASSIGNMENT• Package type: 24-pin 4mm x 4mm plastic QFN• Thickness: 1mm
2423222120

19118217EUVIS
DV255N

345161514613789101112Top View
3DV255N_DS_1b Specs subject to change without prior notice.

Euvis8 GHz Programmable divide-by-128 to 255, DV255N

MODULUS FORMULA
Modulus = 128 + <C0>•1 + <C1>•2 + <C2>•4 + <C3>•8 + <C4>•16 + <C5>•32 +<C6>•64<C*> is 1 when CTR* potential is TTL/LVTTL high; 0 when CTR* potential is
TTL/LVTTL low
When all modulus controls are logic low, a modulus of 128 is selected. When all modulus
controls are logic high, a modulus of 255 is selected.

4DV255N_DS_1b Specs subject to change without prior notice.

Euvis8 GHz Programmable divide-by-128 to 255, DV255N

ORDERING INFORMATION
Email: sales@euvis.com
Tel: (805) 583-9888
Fax: (805) 583-9889

The information contained in this document is based on preliminary product test results.
Characteristic data and other specifications are subject to change without notice.
Customers are advised to confirm information in this advanced datasheet prior to using
this information or placing the order.
Euvis Inc. does not assume any liability arising from the application or use of any productor circuit described herein, neither does it convey any license under its patents or any
other rights.

5
DV255N_DS_1b Specs subject to change without prior notice.