# Challenges and Emerging Technologies for System Integration beyond the End of the Roadmap of Nano-CMOS

Sergio Bampi, Ricardo Reis

► To cite this version:

Sergio Bampi, Ricardo Reis. Challenges and Emerging Technologies for System Integration beyond the End of the Roadmap of Nano-CMOS. 17th International Conference on Very Large Scale Integration (VLSISOC), Oct 2009, Florianópolis, Brazil. pp.21-33, 10.1007/978-3-642-23120-9_2. hal-01569363

HAL Id: hal-01569363

https://inria.hal.science/hal-01569363

Submitted on 26 Jul 2017

HAL is a multi-disciplinary open access
archive for the deposit and dissemination of sci-
entific research documents, whether they are pub-
lished or not. The documents may come from
teaching and research institutions in France or
abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire HAL, est
destinée au dépôt et à la diffusion de documents
scientifiques de niveau recherche, publiés ou non,
émanant des établissements d'enseignement et de
recherche français ou étrangers, des laboratoires
publics ou privés.

<figure><img src="image_1.png" /></figure>

Distributed under a Creative Commons Attribution 4.0 International License
# Challenges and Emerging Technologies for System Integration Beyond the End of the Roadmap of Nano-CMOS

Sergio Bampi, Ricardo Reis

PGMicro/PPGC - Instituto de Informática - Universidade Federal do Rio Grande do Sul
Porto Alegre - Brazil
{bampi,reis}@inf.ufrgs.br

**Abstract.** By 2020 it is very likely that nano-CMOS will reach the end of the scaling roadmap. Such end will not mean the demise of silicon technology at all. While there are uncertainties as to what will be the show-stoppers, there is a large number of transitional and compatible to CMOS technologies that will be more important than just 2-D scaling. This paper discusses possible limitations bringing the end of scaling and also proposes a likely scenario for hardware technology evolution and related challenges for integrating systems in the next 20 years. The scenario beyond the end of the roadmap is drawn, in which key technologies will be developed to be compatible with nano-scaled CMOS in silicon, and not to replace it entirely. Transitional technologies will rather co-exist and be built upon a basic CMOS-like technology platform of silicon-on-insulator. Radically new devices at the 1-10 nm scale will most likely be built on a silicon substrate with the same technical requirements (such as cleanness, lithographic resolution, long-range ordering, etc) of near end-of-roadmap CMOS industry. The end of scaling will not necessarily lead to the onset of a post-silicon era. Advanced materials research has not pointed so far to a non-silicon scenario well beyond 2020. The computing systems challenges will be dealt with new forms of integration, hierarchically ordered from the micron-level, to sub-micron level (500nm to 100nm) non-digital, down to nano-scaled transistors on silicon further down to 10 nm. In this hierarchy, at the bottom, it is highly possible that disruptive molecular-level devices (self-assembled in the scale of 2 to 10 nanometers) will eventually be production-worthy for 100 Giga- to Tera-scale devices integration. Structures like graphene-based carbon tubes or planes are the most viable candidates for molecular devices. In this presentation the computer-systems relevant issues of systems power dissipation, noise, hardware design complexity, and resilience to systems failures in the presence of device variances and faults, are addressed as the challenging computing research topics that will guide future research in computing architectures at the tera-scale integration beyond 2020.

**Keywords:** Nanoelectronics, Beyond CMOs, Roadmap, CMOS,
# 1 Introduction

CMOS (complementary metal-oxide-semiconductor) circuits on silicon substrates of various types (bulk, silicon-on-insulator SOI, strained silicon with silicon-germanium alloys, etc) have been the dominant devices on which ICT (digital information and communication technologies) hardware and software have been developed for about 30 years. The integrated circuit and discrete silicon devices industries are even older, namely 50 years old in 2009 since Jack Kilby's patent in 1959 [1]. Reliable estimation is that the worldwide semiconductor industry reached US$261.9 billion revenue in 2008 [4], a 4.4 % decline from 2007, due to the 2008-2009 economic downturn worldwide. In 2007 the revenue in this industry topped at US$273 billion per year, a dollar-mark that is forecasted to be surpassed only in 2011, after the economic recovery expected in 2010. Electronics manufacturing worldwide produces an output of roughly US$1.6 Trillion per year, and it has grown about 3 percentage points over the average growth of the rest of the world-manufacturing sector, consistently in the period 1996-2008. IT services enabled by equipment produced by this industry will continue to grow at even higher rates, powered by software as-services and by the increasingly pervasive communication services that will grow above the average world GDP growth rate for the next decades. IT and wireless communications devices are forecasted to move into most objects the humans relate to. Chips with simple processors and communicators will be embedded into buildings and most life-related engines, as ubiquitous as paints or information ducts. The ever-decreasing cost of chips in this micro- and nano-worlds provides the efficiency gains that will make this IT explosion viable. The integration paradigm in semiconductor circuits – reliable and low-cost due to mass-production - will ultimately make it viable to connect $10^{11}$ to $10^{12}$ objects simultaneously to the internet, roughly hundreds of IP-powered systems or nodes per individual, in average.

The grand challenges in computer science will be shaped by this tera-scale number of complex embedded hardware, autonomous systems and communicating devices, all interacting much like general-purpose computers do today over the Internet protocols. What will be
the key enablers to this internet-of-things? In our view, towards 2030 the main-stay of the electronics integration technology will continue to be nano-scaled CMOS devices manufactured on silicon wafers. To which disruptive, yet-in-research devices will be added, to be made compatible with silicon ultra-clean in-fab processing. For instance, solid-stage storage devices with 5-10 nm-sized devices for each 1-bit of RAM, integrated in the range of 256 Gbits/chip is within reach of mass-production in the next 10 years. Still manufactured in CMOS. Also other types of sensors, which will be compatible with – if not on the same - silicon substrate as the dense CMOS devices, will bring the “sensing-and-computing” hardware integration into a great variety of products and applications. With great benefits resulting thereof for health-care, cheap communications, and intelligent machines. These will sense tens of environmental variables, do analog and digital processing in CMOS, and then act more and more autonomously.

Mature electronic packaging technologies at the 10-100 micron scale will continue to evolve to provide increasing hardware power efficiency. The 3-D integration will make new systems into compact volumes – with silicon dies in them, interconnected by fine wires (10 µm to 40 µm wide). While this is an evolutionary scenario drawn in this paper, its enormous technical and scientific impacts in terms of building ever-more complex systems have to be modeled, designed and fabricated as computer systems in the giga-scale era. Most importantly, because such systems are of heterogeneous nature, in which sensing physical events is as important as communicating information over RF devices; all with many digital processors and dedicated software embedded at their core. Moreover, one can assert that the impact on Computer Science brought by disruptive device technologies, even at the molecular level, is most often a change of focus at the system to model, instead of the introduction of a radically new scientific methodology in Computer Science. Hence, Computer Systems research will continue to thrive on this method: system modeling, verify/refine the computing model, actual design, and finally, realize and fabricate those complex systems. Designing them today is an extremely complex task, in which hardware integration capabilities in silicon already surpass the capacity to design complex systems-on-chip timely. Impacts on the ICT (information and telecommunication technologies) due to this heterogeneous integration will be enormous. The companies that may lead the pack in modeling, specification, designing and also
manufacturing of those nano-circuits are poised to rip the most
economic benefits in the world ICT market. Clever and IP-powered
electronic devices will also unveil new large IT applications and
markets

This paper is organized as follows: in section 2 we address the ITC grand challenges and the ITRS roadmap for the world electronics industry. Section 3 briefly addresses roadblocks to continuing down-scaling (size reduction) of circuits on planar structures and the emerging alternatives for silicon. Section 4 presents the systems-on-chips challenges, which are more relevant to overcome when dealing with computer systems design. In Section 5 the impacts for the future of the hardware industry will be addressed, while section 6 concludes this paper.

## 2 Related Work

The advances in ICT technologies present grand challenges for advanced research in computing systems [2]. The most likely scenario in the global nano-electronics industry hints for transitional and non-replacing integrated technologies to be introduced with silicon devices – far from full replacement of the latter. For reasons that are dealt with in sections 3 and 4 of this paper, it is very likely that a transition to non-silicon IC technologies will not take place in the next 20 years.

The most comprehensive industry expert's panel publishes the ITRS (International Technology Roadmap for Semiconductors) roadmap [3]. The roadblocks to future progression in terms of integration into a silicon surface are well mapped, and several problems with yet unknown technical solutions are pointed out and updated yearly in that roadmap. The significance of those roadblocks is by no means saying that silicon will be replaced as the implementation technology – instead it is pointing to likely events that could be “showstoppers” for more integration onto silicon. Once overcoming them, the industry envisions the goal of fabricating flash memories with densities up to 256 to 512 Gbits/chip by 2021, compared to 16G - 32G bits/chip today. The industry forecasts these densities using nano-CMOS, still on silicon chips. Table 1 shows the predictions by experts of the ITRS panel up to the year 2024, for several circuit-meaningful dimensions in CMOS technologies: half-pitch in flash memories
uncontacted polycides (polysilicon with silicides on top), photoresist printed gate length, and physical gate lengths in state-of-the art microprocessor in mass production (MPUs, in Table 1). The technology roadblocks that exist for the continuing scaling down to 7 to 8 nm technology by 2024, with physical gate lengths of such quantum-confined electron wavelength, are too many to discuss in short. Compared to 23nm of nano-CMOS 32nm technologies currently (2010) in production in selected state-of-the-art nano-electronics production facilities, areal densities can be improved by a factor of about 10-15 times. Producing such physical channel lengths of the order of the silicon wavelength will mean effectively quantum devices, where energy bands will considerably differ from the bulk semiconductor.

<table><caption>Table 1
Evolution of CMOS Scaling [ITRS, 2009]</caption><thead><tr><th>Year of Fabrication</th><th>2009</th><th>2012</th><th>2015</th><th>2018</th><th>2021</th><th>2024</th></tr></thead><tbody><tr><td>Uncontacted poli-Si ½ pitch [nm]</td><td>38</td><td>25</td><td>18</td><td>12.6</td><td>8.9</td><td>6.3</td></tr><tr><td>MPU/ASIC Metal_1 ½ pith [nm]</td><td>54</td><td>32</td><td>21</td><td>15</td><td>10.6</td><td>7.5</td></tr><tr><td>MPU Printed Gate Length [nm]</td><td>47</td><td>31</td><td>22</td><td>15.7</td><td>11.1</td><td>7.9</td></tr><tr><td>MPU Physical Gate length [nm]</td><td>29</td><td>22</td><td>17</td><td>12.8</td><td>9.7</td><td>7.4</td></tr><tr><td>Bits/chip DRAM production [Gb]</td><td>2G</td><td>4G</td><td>8G</td><td>16G</td><td>32G</td><td>64G</td></tr><tr><td>Bits/chip FLASH production [Gb] 2 bits/cell</td><td>22G</td><td>32G</td><td>64G</td><td>256G</td><td>512G</td><td>2048G</td></tr></tbody></table>

The minimum physical length evolution in the past and future is shown in Figure 2, in a log y-scale, to show the enormous scaling achieved in microelectronics since 1970. This dimension downscaling alone does not provide the full picture. A factor of 4 to 5 in the transistor length reduction, from today to 2020, can lead to a 10-15X (maximum 20X)
integration gain, at best, if measured in logic gates per square
millimeter of silicon area, considering the logic part of a system-on-
chip design. The point is that logic gates are very different than digital
cells for storing bits. For this reason, we foresee a large divergence in
the semiconductor industry paths for two kinds of products: a) memory
chips, b) processing (analog or digital) chips, named MPU/ASIC in
Table 1. For both types, the 3-D integration will provide another leap in
terms of systems integration. With gains on the order of 10X - 100X in
integration density, at a lower cost than planar-only downscaling and
integration.

<figure><img src="image_2.png" /><figcaption>Figure 1. Conceptual hierarchy of alternative computing devices (ITRS, 2007)</figcaption></figure>

The ITRS industry panel assesses continuously the emerging
devices, which are candidates to replace silicon. Figure 1 from ITRS
conceptually separates the emerging devices in terms of the state
variables used to enable in the physical world the digital state
abstraction (charge, as in CMOS devices, phase state of a molecule or
atom, and spin or magnetic number state of a given electron level or
molecule, respectively). The devices in the red polygon (resonant
tunneling device - RTD, single-electron SET switch) are non-
conventional devices also fabricated on silicon planar technology.
Currently the carbon nanostructures (single plane, carbon nano-tubes -
CNTs, multi-walled tubes, etc) are the most likely candidates for the
non-silicon transistor. These devices are being pursued at the research
laboratories precisely because they can be manufactured by keeping
compatibility with conventional planar CMOS silicon fabrication. Low dimensionality structures (2-D monoatomic layers) require an extremely clean surface on which to be built, like those of silicon wafers today. In fact, 2-D mono-layers of atoms on semiconductors were demonstrated in labs since the late 1970s. The aforementioned compatibility is the main reason as to why CNTs are considered the alternative transistor, replacing nanowires of silicon – or most likely sharing the silicon wafer surface with silicon nanowires over insulators. The alternatives in spintronics or molecular devices will not be described here, even though they deserve careful discussion as revolutionary alternative candidates in the future technology roadmaps. These emerging devices are being pursued in pre-competitive research phase exactly because they do not rule out the compatibility with current silicon technologies. These alternatives are in the infancy of materials and devices research, well behind the systems integration capability of current nano-CMOS technologies.

## 3 The “More Moore” Brick-Walls

The technical and physical roadblocks that are forecast for silicon technology evolution down the integration path have different natures and assumptions. They are divided into limitations of different natures, namely:

i) economical

ii) technical,

iii) electrical and

iv) physical/materials.

An example of an economical constraint is the capital costs required for system-on-chip components fabrication in mass volumes. The ICT market requires volume production. The R&D labs have working 5nm Si devices and carbon nano-tubes devices with smaller diameter – in proof-of-concept experiments, not production. Many alternatives are being explored in the semiconductor companies, mostly to be compatible not to replace CMOS. The complexity and cost issues become decisive when moving those to densely packed devices in high-volume manufacturing. High fabrication costs today already require larger and larger chip volumes to recover the capital costs incurred on
fabrication infrastructure. Memory chips are one class of components that find very large market demand to justify such investments. The processors+memory (general purpose multi-processors in fact) paradigm is another type of such component. Integrated optical cameras are another class of product in high volumes today. Other products for high volume manufacturing are rare to emerge.

The limits or “brick-walls” imposed to silicon scaling that are of a
physical nature are shown in Figure 2. The oxide thicknesses in
MOSFET transistors today have reached 1 (one) nanometer to 1.5 nm,
which is the lower limit for direct metal-to-semiconductor electron
tunneling through the insulator. This limit cannot be surpassed, and the
solution was to replace silicon-dioxide by another insulator with a
higher dielectric constant. This material solution is already in
production at leading fabrication of 45nm nano-CMOS today. Device
structures at 10nm sizes have quantum-mechanical behavior since the
conduction band electron wave-length for a thermal-voltage average
energy is typically around 10nm. This limit will be attained by the
physical gate lengths (Lg) of production transistors in the year 2020, as
predicted by ITRS in Table 1.

In Figure 2 any dimension below 0.3 nm is certainly hypothetical, since
this is just the separation between individual nuclei of the atoms in the
silicon solid, which is a physical scale at which the electron orbital's
are probabilistically distributed as quantum particles binding the atoms.
This limit is marked in Figure 2, and it is clearly physically
unattainable in the gate oxide thickness. Instead, higher-K dielectrics
will be used to surmount this barrier. Those are limits to the evolution
of current CMOS silicon chips, which combined to the economics of
this industry will eventually call for a “show-stopper” in terms of
CMOS down-scaling in the Lg (physical gate length) curve in Figure 2.

The first ITRS roadmaps (ITRS, 2007) were introduced to predict the
evolution of the CMOS technology in the time period marked in Figure
2 by the top arrow. Some industry experts forecast that at 16nm CMOS
node (for which 7 to 9 nm Lg will be the physical transistor length, the
same magnitude of the in-band electron wavelength in Fig. 2), the
circuits will be at the limit of its technical and economical viability, at
least for processors. And this could occur before 2020. Memory
devices could experience even further downscaling, hence an
increasing divergence between memory and processor CMOS
technologies is forecasted by the authors. It is important that the challenges for CMOS downscaling be understood as a combination of factors of the natures above-mentioned: i) economical ii) technical, iii) electrical, and iv) physical or materials.

<figure><img src="image_3.png" /><figcaption>Figure 2, Evolution of CMOS technology: the minimum supply voltage, oxide thickness and junction depth. Comparison to basic physical limits – electron wavelength in conduction-band and distance between silicon atoms [5].</figcaption></figure>

While those roadblocks combined may hinder the mainstream use of 16nm CMOS in 2020, they will not drive silicon technology out of the mainstay, or make current silicon technologies less viable. The “more-Moore” brick-walls will not be dealt with in detail here, since they are most out of the scope of architectural challenges. The relevant point is that no other economically and technically viable integration technology other than CMOS is within sight. The economic gains of the hardware systems integration will be moved into the “more than Moore” devices, which are addressed in the next section.
# 4 Grand Challenges for Systems-On-Chips Integration

The most important computing devices in the future will be at the leaf-end of the Web, as always-on, ambient-aware micro-devices. For their impact to be far-reaching, they will have to be compact, resilient to failures and attacks, communicating through RF. They are ubiquitous, in most senses of their operation. This will be the economic driver to sustain the growing of the computing infrastructure into most objects. The main challenges for the design of this new hardware are listed below, according to the characteristics of the hardware architectures that will need considerable research and breakthroughs.

## 4.1 Heterogeneous Hardware Integration

Silicon integration technology will not reach the end of affordable fabrication on planar structures on-wafer in the foreseeable future. Going below 10nm CMOS in all film levels is still uncertain for technical reasons aforementioned. The new trend of 3-D, multi-stack, multi-die integration will be an enabling technology that will push the integration level not only a factor of 100 over conventional planar silicon: it will allow heterogeneous integration of systems-in-package that will contain: transducers to electro-optical devices, sensors, actuators, besides the usual processor and memory subsystems. The so-called more-than-Moore path to integration will provide more complex and new functions of high value for the IT devices. The 3-level stack of mass-produced digital cameras is today just an example of a system technology that has just begun. By 2020 3-D integration will make viable powerful massively parallel computers on few cubic centimeters, with 1K to 10K CPUs, for which the power efficiency and dissipation is the single most important design constraint.

An important impact on computing and communication will happen with the opto-electronics integration. Currently the transducers like lasers and photodetectors for serial optical communication links are done in III-V (like InP, InGaAsP) compound semiconductors. This is a niche market that may merge into 3-D packages with silicon substrates. Recent developments on photonic devices with nano-structured silicon show promising perspectives for optic emitters on silicon – an important breakthrough. This will provide more integration, not an
optical computer, since these new devices are well suited for serial
communication links, not information processing. The photo-
electronics systems in the future could move onto silicon substrates,
narrowing the market for III-V semiconductor devices like LEDs and
discrete semiconductor lasers.

## 4.2 Nano-power Computing for Autonomic Systems

The research on autonomic systems will strive on a technology that has yet to be discovered: computing systems that can reliably compute in bursts, at very low MIPS rates, and still be able to communicate to the next hierarchy at the network, using average nano-watts over long periods of time (years) and few micro-watts over short communication times. Heterogeneous integration will be key again to provide intelligent energy scavenging from the environment for such devices. This is a well-known research field in CS, which still requires breakthrough-engineering solutions at the circuit level.

## 4.3 Design and Architectural Complexity

The sequential computing paradigm and the ever-increasing complexity of systems-on-chip are considerable challenges to be overcome at the system design tools. Massively parallel systems are viable to integrate for general computing onto single chips. The applications and the parallel programming models are key to demonstrate an efficient use of such parallelism. The restrictions are well known since the mid-80s research on parallel - and room-scaled systems: While few parts could be computing, other parts sit idle wasting power. For this reason, the software stack necessary to exploit effectively the massively parallel systems also needs challenging innovation.

The application-specific complex systems can decompose the
applications and map it beforehand to specific silicon cores. Some
could be programmable cores, some certainly dedicated cores. These
systems are, for instance, multiprocessors SoCs that are specifically
designed for certain applications. This is viable for network processing,
media processors (audio & video streams), and pattern matching
processing. General computing is a different challenge though.
Designing in parallel and making effective usage of hundreds of
processors simultaneously is a methodology yet to be dealt with
effectively in the computer science research community.

**4.4 Simple IP objects – sense-compute-communicate**

The future Net or Internet will have 10¹¹ to 10¹² objects interconnected – from PDAs to vehicles to mundane appliances. Communication hardware has to be cheap (integrated in silicon, with processors and memory), hence mass-produced. And this ubiquitous computing era will be enabled in silicon chips – not in molecular level devices, for certain. Molecular devices will find applications in dense memories at Tera-scale bits/cm², but for radiation fields for communication over 1m to 100m the technology requires tens of µW or even mW power, and this RF systems requires much larger silicon area than Mbits of storage. The first appliances to reach 100% connectivity are the communication and entertainment gadgets (like phones, audio and video systems) that empower individuals to communicate.

The market driver for electronics now and into decades ahead will be
at the leaf-cells of this net-of-things, in local wireless personal
networks (PANs). And these PANs will have simple objects that have
to do simple tasks to empower the Net to a ubiquitous phase: to sense,
to compute efficiently and to communicate with a small bandwidth to
the next IP hop. Most connected objects will have one IP address, but
locally will interoperate with multiple sensors and computing devices –
which are to be cheap and simple to design. For those, the conventional
nano-scale CMOS, at the current level of 65nm or below is more than
sufficient. In fact the 45nm CMOS technology available today is too
expensive for most system needs in ubiquitous communication. Energy
transducing at µW level requires area, not area reduction. Smaller, in
this case, does not mean better. With sensors integration on-chip this is
often the case also. High performance analog sub-systems, with large
signal-to-noise ratio, also do not scale in total silicon area as they are
designed in more advanced CMOS.

**4.5 Electronic Design Automation Tools**

The quality of the SoCs design is directly dependent of the quality of
the EDA (Electronic Design Automation) tools available. So, the
challenge is to find out algorithms that can emulate the skills and
strategies of experienced designers and cope with the restriction and
features of new fabrication technologies. The variability of recent and
future technologies demands new design tools sets, tuned to new design
methodologies, which could provide reliable SoCs even using non-
reliable components. Also to minimize power and delay there is a
strong request to reduce at most the amount of transistors used to
implement a function [6]. The reduction of the needed number of
transistors to implement a function helps to reduce area, and doing this
the average length of interconnections will also be reduced, and
consequently the delay will also be reduced. But maybe the main
advantage on reducing the number of transistors is the reduction on the
static power consumption due to the leakage current [6]. The traditional
standard cell approach is far away from an optimal physical design
approach, as the number of available cells in a traditional cell library
has no more than 150 different logic functions. If we put a limit of 4
stacked transistors in a CMOs circuit the number of possible logic
functions goes to 3503 [7], several times more than the number of
functions available in a traditional cell library. So, it is needed a tool
that would be able to generate any kind of transistor network, even with
different number of P and N transistors. ASTRAN [8] is a tool that can
do it.

Also, in a cell library we find normally 3 different sizing for each cell.
When doing the cell generation on the fly we can do any sizing we
want. So, a cell is automatically customized to the location of the
circuit where it will be inserted. The Physical Design at a Network of
Transistors Level depends on the construction of an all-new physical
design approach.

Another challenge is the search for efficient EDA tools to cope with the
design of 3D chips.

5 Impacts on The Global Hardware Industry

The ICT hardware is produced in complex industries for the global IT
market. The electronics industry is globally a 1.6 Trillion US dollars
industry, in which the key in its supply chain are the semiconductor
chip industry and the software industry. The semiconductor industry
accounted for around US$ 273 Billion revenues in the 2007 calendar
year.
The integrated circuits (ICs) are high tech intermediate industrial goods, essential for all electronics. The system drivers for the IC industry can be separated in the following categories: a) portable/consumer devices; b) networking and communication; c) medical electronics; d) office and departmental computing devices; e) automotive, and f) defense electronics. The ICT hardware is the most important driver for the semiconductor industry. The new market drivers for ICT are the devices for the ubiquitous, ambient-aware, permanently-on computing devices. Mostly of light computing load, but extreme mobility and energy autonomy. The intelligent objects of the future InterNet will require cheap, and yet powerful and communicating devices. These everlasting requirements mean that silicon circuits on planar wafers will not become economically unviable in the foreseeable future. Quite the contrary, the semiconductor industry will be a key enabler of the next generation computing – and in all spectrum of computing power. Uninformed is the confusion to be made with the trend to draw and fabricate nano-wires onto silicon substrates – the silicon manufacturing for CMOS transistors below 10nm is technically feasible, although such manufacturing is currently ruled out as being too costly. And not viable with photolithography tools that today use deep UV (ultraviolet) 193 nm light sources to fabricate 50nm device structures. Hence, the experts in technology presently assert that it may not be viable to assemble 10 Billion dollars fabrication lines for very high volume of silicon, but they do not contradict the fact that 45 nm to 180 nm CMOS nano-devices are economically viable integration choice, now and into future generations. In this reasoning, the CMOS silicon technologies and their derivatives will be mainstream for an industry that reached 270 billion dollar yearly, and it is bound to increase.

On the systems design area, the impact of complex systems integration in silicon has already established a global economic paradigm for systems development: the design teams in the nano-electronics industry are increasingly global, and they require a tight integration of software embedding techniques and hardware design. The latter enabling the former. The main impacts for the industry in the future are:

a) Managing complex systems design of ever increasing complexity hardware in global, multi-national engineering teams of software and
hardware developers. The industry goal is to manage the high Non-Recurring Engineering (NRE) expenses, as well as to develop products that reach high volume scale quickly. General computing/communication devices are by definition high volume in the global markets. Embedded software is essential to enable services and other country-specific features, while the chip devices will have to truly global enabler.

b) The arrangement of 16nm-22nm CMOS factories around inter-company alliances for manufacturing. The complexity and challenges of CMOS manufacturing are to be overcome only to the extent that the integration benefits override the competition and can financially offset the large investments for CMOS wafer fabs. Such alliances are growing since the inception of Sematech in the 1980's, an organization that brings together development teams from tens of different leading semiconductor companies to develop the key technologies for the future of semiconductor manufacturing.

c) Design methodologies will have to incorporate “more-than-Moore” heterogeneous device design. Integrating optics, sensors, actuator, and the like will require more complex and diverse EDA tools, dealing with other domains, not just digital systems design.

d) Design methodologies to cope with the request of strong reduction on power consumption. The cost of transistor is being reduced more and more, but the cost of energy to work a transistor is more and more expensive, as well the mechanisms to do power dissipation.

d) The integration technologies of importance are both on-chip planar tooling, as well as multi-chip 3-D stacking with through-silicon vias. This system-in-package trend is to use silicon thinned-wafers with chips on top, similar to what a PC board does with copper. Hence, silicon will be replacing board layers, instead of being replaced by emerging devices.

e) The trend towards miniaturized components on a packaged 3-D system, of about 1 to 5 cm³, will be the mainstream in the 2020's, or even earlier. This is a transitional technology that will not drive silicon out of the computing - it will instead thrive on it.

f) 3-D integration is a key technology that will further even more the divergence between manufacturing technologies for memory on-
silicon, and manufacturing technologies for processors, sensors,
actuators and RF front-end circuits.

6 Conclusions

This paper discussed the challenges for ICT hardware integration
technologies. In our scenario we dismiss the “beyond silicon” jargon
commonly used as a synonym for silicon technology full replacement.
Future disrupting technologies will have to find compatibility with
computing-on-silicon, 3-D stacking of dies or otherwise they will be
ruled out as unviable by the leading hardware manufacturers.
Transitional technologies are likely to emerge, in which at the nano-
scale semiconductor materials other than silicon (Si) will be used. Si
substrate will still hold submicron-scale devices. This is a reality today,
with germanium 2-D ultra-thin layers (sub-10-nm thicknesses) as part
of 20nm CMOS transistors. Future transitional technologies will
include carbon on different forms and shapes (tubes or planes called
graphenes), and even light-emitting devices with nano-particles. All
being held by a silicon matrix. Transitional technologies will enable
new systems integration on silicon, even electro-optics integration.

In this paper the authors proposed that: i) nano-scaled CMOS on silicon will remain the basic technology well into the 2020s, and will still be the key for electronics systems innovation; ii) non-silicon technologies that are compatible with the silicon substrate and can co-exist in the silicon fabrication line will be the winner technologies for the next massive hardware platform of commercial significance for general computing: heterogeneous system-in-package, with the most valuable general computing and memory still relying on silicon chips with complex 3-D integration between dies; iii) the CMOS technology evolution will diverge into two CMOS tiers: one technology for very dense memories, tera-scale bits on-the-same-chip, for main memory, and the other CMOS tier for multi-processors and x-level caches on a single chip. This latter CMOS tier will be used for programmable logic devices, which will continue to play a key role in computing systems design well into the future.

The architectures with over 1K or 10K processors per 3-D package
(less than 1 to 3 cm3) will be the main high-end computing engines for
servers in the 2020s. The issues that are relevant to the industry are:
how to move forward in heterogeneous integration to create value and
commercial opportunities in computer systems design; and how to
create value and new technology jobs by fabricating the devices that
embed ICT intelligence and bring to fruition the capacity to envision
future ICT products. Not the least, industry has to produce them on the
scale that the economics of this industry dictates, as envisioning is easy,
making them is very challenging. In the 2020s and beyond, ICT will
still be relying on silicon technology.

7 Acknowledgements

The authors acknowledge the support of CNPq and FINEP for their
research in micro- and nano-electronics, as well as the PGMICRO and
PPGC graduate students and faculty members at UFRGS Federal
University. This work is being supported by CNPq through the
Millennium Institute NAMITEC (Network of Excellence Centers) and
by the current National Institute (INCT) on Nano-electronics, which
has more than 15 Universities working in challenging aspects of micro
and nano-circuits integration in Brazil.

8 References

[1] Kilby, John. US Patent, 1959.

[2] Brazilian Computer Society. "Grand Challenges in Computer Science Research in Brazil 2006-2016", 25pgs. In: http://www.sistemas.sbc.org.br. Last accessed Dec 22nd, 2008. Brazil (2006).

[3] International Roadmap Committee. "The International Technology Roadmap for Semiconductors - 2009". In www.itrs.net. Last accessed Jan 18, 2010.

[4] Gartner Group. In: "http://www.eweek.com/c/a/Desktop...Chip-Revenue....Semiconductor-Industry-. In-2008. (2008). Last accessed Feb. 09th, '09.

[5] Iwai, Hiroshi. "Future of CMOS Technology and Manufacturing". EEE DL talk at Federal University of Rio Grande do Sul, mimeo, 105 p., 2007.
[6] REIS, R., Design Automation of Transistor Networks, a New Challenge. IEEE International Symposium on Circuits and Systems, ISCAS2011, Rio de Janeiro, Brasil, May 15-19, 2011. IEEE Press. p. 2485-2488, ISBN: 978-1-4244-9472-9.

[7] E. Detjens et al., Technology Mapping in MIS, IEEE ICCAD, 1987, p. 116-119.

[8] A. Ziesemer, C. Lazzari, R. Reis, Transistor Level Automatic Layout Generator for non-Complementary CMOS Cells, IFIP/CEDA VLSI-SoC2007, International Conference on Very Large Scale Integration, p. 116-121.