[Lamport, 1987] Lamport, L. (1987). Distribution. Email message sent to a DEC SRC bulletin board at 12:23:29 PDT on 28 May 87.

[Lee and Parks, 1995] Lee, E. A. and Parks, T. M. (1995). Dataflow process networks. *Proceedings of the IEEE*, 83(5):773-801.

[Legrand et al., 2004] Legrand, A., Renard, H., Robert, Y., and Vivien, F. (2004). Mapping and load-balancing iterative computations. *IEEE Trans. Parallel Distributed Syst.*, 15(6):546-558.

[Lenormand, 2022] Lenormand, E. (2022). *Unification des mémoires réparties dans les systèmes hétérogènes*. PhD thesis. Thèse de doctorat dirigée par Charles, Henri-Pierre Informatique Université Paris-Saclay 2022.

[Lepak et al., 2017] Lepak, K., Talbot, G., White, S., Beck, N., and Naffziger, S. (2017). The next generation AMD enterprise server product architecture. HotChips 29. https://old.hotchips.org/wp-content/uploads/hc_archives/hc29/HC29.22-Tuesday-Pub/HC29.22.90-Server-Pub/HC29.22.921-EPYC-Lepak-AMD-v2.pdf.

[Letertre, 2021] Letertre, L. (2021). Causalité quantique : et si l'ordre des événements disparaissait à très petite échelle ? The Conversation. https://theconversation.com/causalite-quantique-et-si-lordre-des-evenements-disparaissait-a-tres-petite-echelle-161948.

[Li, 1988] Li, K. (1988). IVY: A shared virtual memory system for parallel computing. In *Proceedings of the International Conference on Parallel Processing, ICP 88, The Pennsylvania State University, University Park, PA, USA, August 1988*. Volume 2: *Software*, pages 94–101. Pennsylvania State University Press.

[Lim et al., 2006] Lim, M. Y., Freeh, V. W., and Lowenthal, D. K. (2006). MPI and communication - adaptive, transparent frequency and voltage scaling of communication phases in MPI programs. In *Proceedings of the ACM/IEEE SC2006 Conference on High Performance Networking and Computing, November 11-17, 2006, Tampa, FL, USA*, page 107. ACM Press.

[Lin et al., 2012] Lin, F. X., Wang, Z., LiKamWa, R., and Zhong, L. (2012). Reflex : using low-power processors in smartphones without knowing them. In Harris, T. and Scott, M. L., editors, *Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2012, London, UK, March 3-7, 2012*, pages 13–24. ACM.

[LIP6, 2009] LIP6 (2009). Tsar (tera-scale architecture). LIP6 website. https://www-soc.lip6.fr/trac/tsar.

[Litz et al., 2009] Litz, H., Fröning, H., and Brüning, U. (2009). A hypertransport 3 physical layer interface for fpgas. In Becker, J., Woods, R. F., Athanas, P. M., and Morgan, F., editors, *Reconfigurable Computing : Architectures, Tools and Applications, 5th International Workshop, ARC 2009, Karlsruhe, Germany, March 16-18, 2009*. *Proceedings*, volume 5453 of *Lecture Notes in Computer Science*, pages 4–14. Springer.

[Louise, 2017] Louise, S. (2017). An openmp backend for the Σc streaming language. In Koumoutsakos, P., Lees, M., Krzhizhanovskaya, V. V., Dongarra, J. J., and Sloot, P. M. A., editors, *International Conference on Computational Science, ICCS 2017, 12-14 June 2017, Zurich, Switzerland*, volume 108 of *Procedia Computer Science*, pages 1073–1082. Elsevier.

[Louise et al., 2014] Louise, S., Dubrulle, P., and Goubier, T. (2014). A model of computation for real-time applications on embedded manycores. In *IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2014, Aizu-Wakamatsu, Japan, September 23-25, 2014*, pages 333–340. IEEE Computer Society.

[Lu et al., 1995] Lu, H., Dwarkadas, S., Cox, A. L., and Zwaenepoel, W. (1995). Message passing versus distributed shared memory on networks of workstations. In Karin, S., editor, *Proceedings Supercomputing '95, San Diego, CA, USA, December 4-8, 1995*, page 37. ACM.

[Marândola Kofuji, 2011] Marândola Kofuji, J. (2011). *Optimized method for cache coherence architecture based on multicore embedded systems*. PhD thesis. Thèse de doctorat dirigée par Zuffo, Marcelo Knörich, Escola Politécnica da Universidade de São Paulo.

[Mattern, 1988] Mattern, F. (1988). Virtual time and global states of distributed systems. In *PARALLEL AND DISTRIBUTED ALGORITHMS*, pages 215–226. North-Holland.

[Matthew Mattina, 2013] Matthew Mattina (2013). Architecture and performance of the tilera tile-gx8072 manycore processor. InsideHPC Report. https://www.hotchips.org/wp-content/uploads/hc_archives/hc29/HC29.23-Posters-Pub/HC29.23.p60-Adapteva.pdf.

[Mazzucco et al., 2009] Mazzucco, M., Morgan, G., Panzieri, F., and Sharp, C. (2009). Engineering distributed shared memory middleware for java. In Meersman, R., Dillon, T. S., and Herrero, P., editors, *On the Move to Meaningful Internet Systems : OTM 2009, Confederated International Conferences, CoopIS, DOA, IS, and ODBASE 2009, Vilamoura, Portugal, November 1-6, 2009, Proceedings, Part I*, volume 5870 of *Lecture Notes in Computer Science*, pages 531–548. Springer.

[Michalska et al., 2015] Michalska, M., Boutellier, J., and Mattavelli, M. (2015). A methodology for profiling and partitioning stream programs on many-core architectures. In Koziel, S., Leifsson, L. Þ., Lees, M., Krzhizhanovskaya, V. V., Dongarra, J. J., and Sloot, P. M. A., editors, *Proceedings of the International Conference on Computational Science, ICCS 2015, Computational Science at the Gates of Nature, Reykjavik, Iceland, 1-3 June, 2015, 2014*, volume 51 of *Procedia Computer Science*, pages 2962–2966. Elsevier.
[Mnih et al., 2013] Mnih, V., Kavukcuoglu, K., Silver, D., Graves, A., Antonoglou, I., Wierstra, D., and Riedmiller, M. A. (2013). Playing atari with deep reinforcement learning. CoRR, abs/1312.5602.

[Moritz et al., 2018] Moritz, P., Nishihara, R., Wang, S., Tumanov, A., Liaw, R., Liang, E., Elibol, M., Yang, Z., Paul, W., Jordan, M. I., and Stoica, I. (2018). Ray: A distributed framework for emerging AI applications. In Arpaci-Dusseau, A. C. and Voelker, G., editors, *13th USENIX Symposium on Operating Systems Design and Implementation, OSDI 2018, Carlsbad, CA, USA, October 8-10, 2018*, pages 561-577. USENIX Association.

[Mulnix et al., 2017] Mulnix, D., Kumar, A., and Ould-ahmed-vall, E. (2017). Intel xeon processor scalable family technical overview. https://software.intel.com/content/www/us/en/develop/articles/intel-xeon-processor-scalable-family-technical-overview.html.

[Mutnury et al., 2010] Mutnury, B., Paglia, F., Mobley, J., Singh, G. K., and Bellomio, R. (2010). Quickpath interconnect (qpi) design and analysis in high speed servers. In *19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems*, pages 265-268.

[Nelson et al., 2015] Nelson, J., Holt, B., Myers, B., Briggs, P., Ceze, L., Kahan, S., and Oskin, M. (2015). Latency-tolerant software distributed shared memory. In Lu, S. and Riedel, E., editors, *2015 USENIX Annual Technical Conference, USENIX ATC '15, July 8-10, Santa Clara, CA, USA*, pages 291-305. USENIX Association.

[Németh et al., 2006] Németh, Z., Pérez, C., and Priol, T. (2006). Distributed workflow coordination: molecules and reactions. In *20th International Parallel and Distributed Processing Symposium (IPDPS 2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece*. IEEE.

[Nicolae et al., 2011] Nicolae, B., Antoniu, G., Bougé, L., Moise, D., and Carpen-Amarie, A. (2011). Blobseer: Next-generation data management for large scale infrastructures. *J. Parallel Distributed Comput.*, 71(2):169-184.

[Nitzberg and Lo, 1991] Nitzberg, B. and Lo, V. M. (1991). Distributed shared memory: A survey of issues and algorithms. *Computer*, 24(8):52-60.

[Okazaki et al., 2020] Okazaki, R., Tabata, T., Sakashita, S., Kitamura, K., Takagi, N., Sakata, H., Ishibashi, T., Nakamura, T., and Ajima, Y. (2020). Supercomputer Fugaku CPU A64FX Realizing High Performance, High-Density Packaging, and Low Power Consumption. Technical Report Fujistu Technical Review, Fujitsu Limited. https://www.fujistu.com/global/documents/about/resources/publications/technicalreview/2020-03/article03.pdf.

[Patterson, 2011] Patterson, B. (2011). Under the hood: The iphone's gaming mettle. *TouchArcade*. https://toucharcade.com/2008/07/07/under-the-hood-the-iphones-gaming-mettle/.

[Patterson and Hennessy, 2012] Patterson, D. A. and Hennessy, J. L. (2012). *Computer Organization and Design - The Hardware / Software Interface (Revised 4th Edition)*. The Morgan Kaufmann Series in Computer Architecture and Design. Academic Press.

[Penna et al., 2019] Penna, P. H., Francis, D., and Souto, J. (2019). The Hardware Abstraction Layer of Nanvix for the Kalray MPPA-256 Lightweight Manycore Processor. In *Conférence d'Informatique en Parallélisme, Architecture et Système*, Anglet, France.

[Pérache et al., 2008] Pérache, M., Jourdren, H., and Namyst, R. (2008). MPC: A unified parallel runtime for clusters of NUMA machines. In Luque, E., Margalef, T., and Benitez, D., editors, *Euro-Par 2008 - Parallel Processing, 14th International Euro-Par Conference, Las Palmas de Gran Canaria, Spain, August 26-29, 2008, Proceedings*, volume 5168 of *Lecture Notes in Computer Science*, pages 78-88. Springer.

[PEZY Computing, 2020] PEZY Computing (2020). PEZY computing. https://www.pezy.co.jp/en/.

[Preferred Networks, 2020] Preferred Networks (2020). Mn-core - preferred networks. Preferred Networks Website. https://projects.preferred.jp/mn-core/en/#mn-core.

[Putnam et al., 2015] Putnam, A., Caulfield, A. M., Chung, E. S., Chiou, D., Constantinides, K., Demme, J., Esmaeilzadeh, H., Fowers, J., Gopal, G. P., Gray, J., Haselman, M., Hauck, S., Heil, S., Hormati, A., Kim, J., Lanka, S., Larus, J. R., Peterson, E., Pope, S., Smith, A., Thong, J., Xiao, P. Y., and Burger, D. (2015). A reconfigurable fabric for accelerating large-scale datacenter services. *IEEE Micro*, 35(3):10-22.

[Radenac, 2007] Radenac, Y. (2007). *Programmation "chimique" d'ordre supérieur*. PhD thesis. Thèse de doctorat dirigée par Banâtre, Jean-Pierre Informatique Rennes 1 2007.

[Rahman, 2013] Rahman, R. (2013). *Xeon Phi Cache and Memory Subsystem*, pages 65-80. Apress, Berkeley, CA.

[Raspberry PI Foundation, 2017] Raspberry PI Foundation (2017). BCM2835 - raspberry pi documentation. Raspberry Pi Documentation. https://www.raspberrypi.org/documentation/hardware/raspberrypi/bcm2835/README.md.

[Raynal, 1987] Raynal, M. (1987). A distributed algorithm to prevent mutual drift between n logical clocks. *Inf. Process. Lett.*, 24(3):199-202.

[Raynal, 2013] Raynal, M. (2013). *Distributed Algorithms for Message-Passing Systems*. Springer.
[Richie and Ross, 2018] Richie, D. A. and Ross, J. A. (2018). Architecture emulation and simulation of future many-core epiphany RISC array processors. In Shi, Y., Fu, H., Tian, Y., Krzhizhanovskaya, V. V., Lees, M. H., Dongarra, J. J., and Sloot, P. M. A., editors, *Computational Science - ICCS 2018 - 18th International Conference, Wuxi, China, June 11-13, 2018, Proceedings, Part II*, volume 10861 of *Lecture Notes in Computer Science*, pages 289-300. Springer.

[Richie et al., 2017] Richie, D. A., Ross, J. A., and Infantolino, J. K. (2017). A distributed shared memory model and C++ templated meta-programming interface for the epiphany RISC array processor. In Koumoutsakos, P., Lees, M., Krzhizhanovskaya, V. V., Dongarra, J. J., and Sloot, P. M. A., editors, *International Conference on Computational Science, ICCS 2017, 12-14 June 2017, Zurich, Switzerland*, volume 108 of *Procedia Computer Science*, pages 1093-1102. Elsevier.

[Rinard et al., 1992] Rinard, M. C., Scales, D. J., and Lam, M. S. (1992). Heterogeneous parallel programming in jade. In Werner, R., editor, *Proceedings Supercomputing '92, Minneapolis, MN, USA, November 16-20, 1992*, pages 245-256. IEEE Computer Society.

[Rosendo et al., 2020] Rosendo, D., Silva, P., Simonin, M., Costan, A., and Antoniu, G. (2020). E2clab: Exploring the computing continuum through repeatable, replicable and reproducible edge-to-cloud experiments. In *IEEE International Conference on Cluster Computing, CLUSTER 2020, Kobe, Japan, September 14-17, 2020*, pages 176-186. IEEE.

[Roussel et al., 2017] Roussel, C., Keller, K., Gaalich, M., Bautista Gomez, L., and Bigot, J. (2017). PDI, an approach to decouple I/O concerns from high-performance simulation codes. working paper or preprint.

[Saldaña and Chow, 2006] Saldaña, M. and Chow, P. (2006). TMD-MPI: an MPI implementation for multiple processors across multiple fpgas. In *Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL)*, Madrid, Spain, August 28-30, 2006, pages 1-6. IEEE.

[Sanaullah and Herbordt, 2018] Sanaullah, A. and Herbordt, M. C. (2018). FPGA HPC using opencl: Case study in 3d FFT. In *Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2018, Toronto, ON, Canada, June 20-22, 2018*, pages 7:1-7:6. ACM.

[Sarkauskas et al., 2021] Sarkauskas, N., Bayatpour, M., Tran, T., Ramesh, B., Subramoni, H., and Panda, D. K. (2021). Large-message nonblocking mpi_iallgather and MPI ibcast offload via bluefield-2 DPU. In *28th IEEE International Conference on High Performance Computing, Data, and Analytics, HiPC 2021, Bengaluru, India, December 17-20, 2021*, pages 388-393. IEEE.

[Scales and Gharachorloo, 1997] Scales, D. J. and Gharachorloo, K. (1997). Towards transparent and efficient software distributed shared memory. In Banâtre, M., Levy, H. M., and Waite, W. M., editors, *Proceedings of the Sixteenth ACM Symposium on Operating System Principles, SOSP 1997, St. Malo, France, October 5-8, 1997*, pages 157-169. ACM.

[Sébert et al., 2021] Sébert, A. G., Pinot, R., Zuber, M., Gouy-Pailler, C., and Sirdey, R. (2021). SPEED: secure, private, and efficient deep learning. *Mach. Learn.*, 110(4):675-694.

[Sebexen and Sohmers, 2015] Sebexen, P. and Sohmers, T. (2015). Software techniques for scratchpad memory management. In Jacob, B. L., editor, *Proceedings of the 2015 International Symposium on Memory Systems, MEMSYS 2015, Washington DC, DC, USA, October 5-8, 2015*, pages 98-102. ACM.

[Sepúlveda et al., 2007] Sepúlveda, J., Strum, M., and Wang, J. (2007). A tlm-based network-on-chip performance evaluation framework. *Proc. 3rd Symposium on Circuits and Systems, Colombian Chapter*, pages 54-60.

[Serra, 2020] Serra, Y. (2020). Le français kalray lance un cpu qui booste réseau, stockage et ia. LeMa-gIT. https://www.lemagit.fr/actualites/252476856/Le-francais-Kalray-lance-un-CPU-qui-booste-reseau-stockage-et-IA.

[Sidhu and Prasanna, 2001] Sidhu, R. P. S. and Prasanna, V. K. (2001). Fast regular expression matching using fpgas. In *The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001, Rohnert Park, California, USA, April 29 - May 2, 2001*, pages 227-238. IEEE Computer Society.

[Smith, 2016] Smith, R. (2016). Performance of MPI codes written in python with numpy and mpi4py. In Schreiber, A., Scullin, W., Spotz, W. F., and Terrel, A. R., editors, *6th Workshop on Python for High-Performance and Scientific Computing, PyHPC@SC 2016, Salt Lake, UT, USA, November 14, 2016*, pages 45-51. IEEE.

[Sommer et al., 2017] Sommer, L., Korinth, J., and Koch, A. (2017). Openmp device offloading to FPGA accelerators. In *28th IEEE International Conference on Application-specific Systems, Architectures and Processors, ASAP 2017, Seattle, WA, USA, July 10-12, 2017*, pages 201-205. IEEE Computer Society.

[Sozzo et al., 2017] Sozzo, E. D., Tucci, L. D., and Santambrogio, M. D. (2017). A highly scalable and efficient parallel design of n-body simulation on FPGA. In *2017 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPS Workshops 2017, Orlando / Buena Vista, FL, USA, May 29 - June 2, 2017*, pages 241-246. IEEE Computer Society.

[Stuecheli et al., 2018] Stuecheli, J., Starke, W. J., Irish, J. D., Arimilli, L. B., Dreps, D. M., Blaner, B., Wollbrink, C., and Allison, B. (2018). IBM POWER9 opens up a new era of acceleration enablement: Opencapi. *IBM J. Res. Dev.*, 62(4/5):8:1-8:8.
[Tachyum, 2020] Tachyum (2020). Tachyum prodigy t16128. Tachyum website. https://www.tachyum.com/products.

[Tang et al., 2020] Tang, X., Giacomin, E., Chauviere, B., Alacchi, A., and Gaillardon, P. (2020). Openfpaq: An open-source framework for agile prototyping customizable fpgas. *IEEE Micro*, 40(4):41–48.

[Tatebe et al., 2002] Tatebe, O., Morita, Y., Matsuoka, S., Soda, N., and Sekiguchi, S. (2002). Grid datafarm architecture for petascale data intensive computing. In *2nd IEEE International Symposium on Cluster Computing and the Grid (CCGrid 2002), 22-24 May 2002, Berlin, Germany*, pages 102–110. IEEE Computer Society.

[Teixeira Monteiro, 2016] Teixeira Monteiro, F. M. (2016). Clock synchronization for many-core processors. Master's thesis, Mestrado Integrado em Engenharia Eletrotécnica e de Computadores.

[Thakur and Gropp, 2007] Thakur, R. and Gropp, W. (2007). Test suite for evaluating performance of MPI implementations that support mpi_thread_multiple. In Cappello, F., Hérault, T., and Dongarra, J. J., editors, *Recent Advances in Parallel Virtual Machine and Message Passing Interface, 14th European PVM/MPI User's Group Meeting, Paris, France, September 30 - October 3, 2007, Proceedings*, volume 4757 of *Lecture Notes in Computer Science*, pages 46–55. Springer.

[Tiwari et al., 2012] Tiwari, A., Laurenzano, M., Peraza, J., Carrington, L., and Snavely, A. (2012). Green queue: Customized large-scale clock frequency scaling. In Liu, J., Chen, J., and Xu, G., editors, *2012 Second International Conference on Cloud and Green Computing, CGC 2012, Xiangtan, Hunan, China, November 1-3, 2012*, pages 260–267. IEEE Computer Society.

[TOP500, 2020] TOP500 (2020). TOP500 the list. https://www.top500.org/.

[Turan and Verbauwhede, 2021] Turan, F. and Verbauwhede, I. (2021). Trust in fpga-accelerated cloud computing. *ACM Comput. Surv.*, 53(6):128:1–128:28.

[Uçar et al., 2006] Uçar, B., Aykanat, C., Kaya, K., and Ikinci, M. (2006). Task assignment in heterogeneous computing systems. *J. Parallel Distributed Comput.*, 66(1):32–46.

[Vangal et al., 2008] Vangal, S. R., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J. W., Finan, D., Singh, A. P., Jacob, T., Jain, S., Erraguntla, V., Roberts, C., Hoskote, Y., Borkar, N., and Borkar, S. (2008). An 80-tile sub-100-w teraflops processor in 65-nm CMOS. *IEEE J. Solid State Circuits*, 43(1):29–41.

[Venkatesh et al., 2015] Venkatesh, A., Vishnu, A., Hamidouche, K., Tallent, N. R., Panda, D. K., Kerbyson, D. J., and Hoisie, A. (2015). A case for application-oblivious energy-efficient MPI runtime. In Kern, J. and Vetter, J. S., editors, *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2015, Austin, TX, USA, November 15-20, 2015*, pages 29:1–29:12. ACM.

[Vivet et al., 2020] Vivet, P., Guthmuller, E., Thonnart, Y., Pillonnet, G., Moritz, G., Miro-Panadès, I., Tortolero, C. F., Durupt, J., Bernard, C., Varreau, D., Pontes, J. J. H., Thuries, S., Coriat, D., Harrand, M., Dutoit, D., Lattard, D., Arnaud, L., Charbonnier, J., Coudrain, P., Garnier, A., Berger, F., Gueugnot, A., Greiner, A., Meunier, Q. L., Farcy, A., Arriordaz, A., Cheramy, S., and Clermidy, F. (2020). 2.3 A 220gops 96-core processor with 6 chiplets 3d-stacked on an active interposer offering 0.6ns/mm latency, 3tb/s/mm² inter-chiplet interconnects and 156mw/mm²@ 82%-peak-efficiency DC-DC converters. In *2020 IEEE International Solid-State Circuits Conference, ISSCC 2020, San Francisco, CA, USA, February 16-20, 2020*, pages 46–48. IEEE.

[Völker, 2013] Völker, L. (2013). Some/ip – die middleware für ethernet-basierte kommunikation. *Hanser automotive networks*.

[Walker, 1992] Walker, D. W. (1992). Standards for message-passing in a distributed memory environment.

[Watt, 2009] Watt, D. (2009). *Programming XC on XMOS Devices*. XMOS Limited.

[Weil et al., 2006] Weil, S. A., Brandt, S. A., Miller, E. L., Long, D. D. E., and Maltzahn, C. (2006). Ceph: A scalable, high-performance distributed file system. In Bershad, B. N. and Mogul, J. C., editors, *7th Symposium on Operating Systems Design and Implementation (OSDI '06), November 6-8, Seattle, WA, USA*, pages 307–320. USENIX Association.

[Werstein et al., 2003] Werstein, P., Pethick, M., and Huang, Z. (2003). A performance comparison of dsm, pvm, and mpi. In Shen, H. and Fan, P., editors, *Proceedings of the Fourth International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT), Chengdu, China, August 27-29, 2003*, pages 476–482. IEEE.

[WikiChip, 2017] WikiChip (2017). Matrix-2000 - NUDT. WikiChip - Chips & Semi, Semiconductors and Computer Engineering. https://en.wikichip.org/wiki/nudt/matrix-2000.

[WikiChip, 2020] WikiChip (2020). PEZY-SCx (PEZY-SuperComputerx). WikiChip - Chips & Semi, Semiconductors and Computer Engineering. https://en.wikichip.org/wiki/pezy/pezy-scx.

[Wikipedia, 2020] Wikipedia (2020). Xeon phi. Wikipedia website. https://en.wikipedia.org/wiki/Xeon_Phi.

[Wikipedia, 2021] Wikipedia (2021). Transputer. Wikipedia website. https://en.wikipedia.org/wiki/Transputer.

[Williams et al., 2006] Williams, J. A., Syed, I., Wu, J., and Bergmann, N. W. (2006). A reconfigurable cluster-on-chip architecture with MPI communication layer. In *14th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2006), 24-26 April 2006, Napa, CA, USA, Proceedings*, pages 351–352. IEEE Computer Society.
[Yigit, 2003] Yigit, O. (2003). Hash functions. http://www.cse.yorku.ca/~oz/hash.html.

[Zeni et al., 2021] Zeni, A., O’Brien, K., Blott, M., and Santambrogio, M. D. (2021). Optimized implementation of the HPCG benchmark on reconfigurable hardware. In Sousa, L., Roma, N., and Tomás, P., editors, *Euro-Par 2021 : Parallel Processing - 27th International Conference on Parallel and Distributed Computing, Lisbon, Portugal, September 1-3, 2021, Proceedings*, volume 12820 of *Lecture Notes in Computer Science*, pages 616–630. Springer.

[Zhou et al., 1992] Zhou, S., Stumm, M., Li, K., and Wortman, D. B. (1992). Heterogeneous distributed shared memory. *IEEE Trans. Parallel Distributed Syst.*, 3(5):540–554.

[Zohouri et al., 2018] Zohouri, H. R., Podobas, A., and Matsuoka, S. (2018). Combined spatial and temporal blocking for high-performance stencil computation on fpgas using opencl. In Anderson, J. H. and Bazargan, K., editors, *Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2018, Monterey, CA, USA, February 25-27, 2018*, pages 153–162. ACM.
# Publications

## Journaux internationaux (2)

[Cudennec, 2020] Cudennec, L. (2020). Adaptive message passing polling for energy efficiency: Application to software-distributed shared memory over heterogeneous computing resources. *Concurr. Comput. Pract. Exp.*, 32(24).

[Oleksiak et al., 2017] Oleksiak, A., Kierzynka, M., Piatek, W., Agosta, G., Barenghi, A., Brandolese, C., Fornaciari, W., Pelosi, G., Cecowski, M., Plestenjak, R., Cinkelj, J., Porrmann, M., Hagemeyer, J., Griessl, R., Lachmair, J., Peykanu, M., Tigges, L., vor dem Berge, M., Christmann, W., Krupop, S., Carbon, A., Cudennec, L., Goubier, T., Philippe, J., Rosinger, S., Schlitt, D., Pieper, C., Adeniyi-Jones, C., Setoain, J., Ceva, L., and Janssen, U. (2017). M2DC - modular microserver datacentre with heterogeneous hardware. *Microprocess. Microsystems*, 52:117-130.

## Chapitre de livre (1)

[Oleksiak et al., 2019] Oleksiak, A., Kierzynka, M., Piatek, W., vor dem Berge, M., Christmann, W., Krupop, S., Porrmann, M., Hagemeyer, J., Griessl, R., Peykanu, M., Tigges, L., Rosinger, S., Schlitt, D., Pieper, C., Janssen, U., Rauchfuss, H., Agosta, G., Barenghi, A., Brandolese, C., Fornaciari, W., Pelosi, G., Pita Costa, J., Cecowski, M., Plestenjak, R., Cinkelj, J., Cudennec, L., Goubier, T., Philippe, J.-M., Adeniyi-Jones, C., Setoain, J., and Ceva, L. (2019). *M2DC–A Novel Heterogeneous Hyperscale Microserver Platform*, pages 109–128. Springer International Publishing, Cham.

## Conférences internationales (20)

[Antoniu et al., 2008] Antoniu, G., Cudennec, L., Ghareeb, M., and Tatebe, O. (2008). Building hierarchical grid storage using the gfarmglobal file system and the juxmemgrid data-sharing service. In Luque, E., Margalef, T., and Benitez, D., editors, *Euro-Par 2008 - Parallel Processing, 14th International Euro-Par Conference, Las Palmas de Gran Canaria, Spain, August 26-29, 2008, Proceedings*, volume 5168 of *Lecture Notes in Computer Science*, pages 456–465. Springer.

[Antoniu et al., 2007] Antoniu, G., Cudennec, L., Jan, M., and Duigou, M. (2007). Performance scalability of the JXTA P2P framework. In *21th International Parallel and Distributed Processing Symposium (IPDPS 2007), Proceedings, 26-30 March 2007, Long Beach, California, USA*, pages 1–10. IEEE.

[Antoniu et al., 2006a] Antoniu, G., Cudennec, L., and Monnet, S. (2006a). Extending the entry consistency model to enable efficient visualization for code-coupling grid applications. In *Sixth IEEE International Symposium on Cluster Computing and the Grid (CCGrid 2006), 16-19 May 2006, Singapore*, pages 552–560. IEEE Computer Society.

[Antoniu et al., 2006b] Antoniu, G., Cudennec, L., and Monnet, S. (2006b). A practical evaluation of a data consistency protocol for efficient visualization in grid applications. In Daydé, M. J., Palma, J. M. L. M., Coutinho, A. L. G. A., Pacitti, E., and Lopes, J. C., editors, *High Performance Computing for Computational Science - VECPAR 2006, 7th International Conference, Rio de Janeiro, Brazil, June 10-13, 2006, Revised Selected and Invited Papers*, volume 4395 of *Lecture Notes in Computer Science*, pages 692–706. Springer.

[Aubry et al., 2013] Aubry, P., Beaucamps, P., Blanc, F., Bodin, B., Carpov, S., Cudennec, L., David, V., Dore, P., Dubrulle, P., de Dinechin, B. D., Galea, F., Goubier, T., Harrand, M., Jones, S., Lesage, J., Louise, S., Chaisemartin, N. M., Nguyen, T., Raynaud, X., and Sirdey, R. (2013). Extended cyclostatic dataflow program compilation and execution for an integrated manycore processor. In Alexandrov, V. N., Lees, M., Krzhizhanovskaya, V. V., Dongarra, J. J., and Sloot, P. M. A., editors, *Proceedings of the International Conference on Computational Science, ICCS 2013, Barcelona, Spain, 5-7 June, 2013*, volume 18 of *Procedia Computer Science*, pages 1624–1633. Elsevier.

[Carpov et al., 2013] Carpov, S., Cudennec, L., and Sirdey, R. (2013). Throughput constrained parallelism reduction in cyclo-static dataflow applications. In Alexandrov, V. N., Lees, M., Krzhizhanovskaya, V. V., Dongarra, J. J., and Sloot, P. M. A., editors, *Proceedings of the International Conference on Computational Science, ICCS 2013, Barcelona, Spain, 5-7 June, 2013*, volume 18 of *Procedia Computer Science*, pages 30–39. Elsevier.
[Cecowski et al., 2016] Cecowski, M., Agosta, G., Oleksiak, A., Kierzynka, M., vor dem Berge, M., Christmann, W., Krupop, S., Porrmann, M., Hagemeyer, J., Griessl, R., Peykanu, M., Tigges, L., Rosinger, S., Schlitt, D., Pieper, C., Brandolese, C., Fornaciari, W., Pelosi, G., Plestenjak, R., Cinkelj, J., Cudennec, L., Goubier, T., Philippe, J., Janssen, U., and Adeniyi-Jones, C. (2016). The M2DC project : Modular microserver datacentre. In *Kitsos, P.*, editor, *2016 Euromicro Conference on Digital System Design, DSD 2016, Limassol, Cyprus, August 31 - September 2, 2016*, pages 68–74. IEEE Computer Society.

[Cudennec et al., 2016a] Cudennec, L., Dahmani, S., Gogniat, G., Maignan, C., and Sepúlveda, M. J. (2016a). A fast evaluation approach of data consistency protocols within a compilation toolchain. In *Connolly, M.*, editor, *International Conference on Computational Science 2016, ICCS 2016, 6-8 June 2016, San Diego, California, USA*, volume 80 of *Procedia Computer Science*, pages 2297–2301. Elsevier.

[Cudennec et al., 2016b] Cudennec, L., Dahmani, S., Gogniat, G., Maignan, C., and Sepúlveda, M. J. (2016b). Network contention-aware method to evaluate data coherency protocols within a compilation toolchain. In *10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, MCSOC 2016, Lyon, France, September 21-23, 2016*, pages 249–256. IEEE Computer Society.

[Cudennec et al., 2014] Cudennec, L., Dubrulle, P., Galea, F., Goubier, T., and Sirdey, R. (2014). Generating code and memory buffers to reorganize data on many-core architectures. In *Abramson, D.*, Lees, M., Krzhizhanovskaya, V. V., Dongarra, J. J., and Sloot, P. M. A., editors, *Proceedings of the International Conference on Computational Science, ICCS 2014, Cairns, Queensland, Australia, 10-12 June, 2014*, volume 29 of *Procedia Computer Science*, pages 1123–1133. Elsevier.

[Cudennec and Goubier, 2015] Cudennec, L. and Goubier, T. (2015). A short overview of executing Γ chemical reactions over the Σc and τ C dataflow programming models. In *Koziel, S.*, Leifsson, L. T., Lees, M., Krzhizhanovskaya, V. V., Dongarra, J. J., and Sloot, P. M. A., editors, *Proceedings of the International Conference on Computational Science, ICCS 2015, Computational Science at the Gates of Nature, Reykjavik, Iceland, 1-3 June, 2015, 2014*, volume 51 of *Procedia Computer Science*, pages 1413–1422. Elsevier.

[Cudennec and Sirdey, 2012] Cudennec, L. and Sirdey, R. (2012). Parallelism reduction based on pattern substitution in dataflow oriented programming languages. In *Ali, H. H.*, Shi, Y., Khazanchi, D., Lees, M., van Albada, G. D., Dongarra, J. J., and Sloot, P. M. A., editors, *Proceedings of the International Conference on Computational Science, ICCS 2012, Omaha, Nebraska, USA, 4-6 June, 2012*, volume 9 of *Procedia Computer Science*, pages 146–155. Elsevier.

[Dahmani et al., 2014] Dahmani, S., Cudennec, L., Louise, S., and Gogniat, G. (2014). Using the spring physical model to extend a cooperative caching protocol for many-core processors. In *IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, MCSOC 2014, Aizu-Wakamatsu, Japan, September 23-25, 2014*, pages 303–310. IEEE Computer Society.

[Kierzynka et al., 2016] Kierzynka, M., Oleksiak, A., Agosta, G., Brandolese, C., Fornaciari, W., Pelosi, G., vor dem Berge, M., Christmann, W., Krupop, S., Cecowski, M., Plestenjak, R., Cinkelj, J., Porrmann, M., Hagemeyer, J., Griessl, R., Peykanu, M., Tigges, L., Cudennec, L., Goubier, T., Philippe, J., Rosinger, S., Schlitt, D., Pieper, C., Adeniyi-Jones, C., Janssen, U., and Ceva, L. (2016). Data centres for iot applications : The M2DC approach (invited paper). In *Najjar, W. A.* and Gerstlauer, A., editors, *International Conference on Embedded Computer Systems : Architectures, Modeling and Simulation, SAMOS 2016, Agios Konstantinos, Samos Island, Greece, July 17-21, 2016*, pages 293–299. IEEE.

[Lenormand et al., 2020] Lenormand, E., Goubier, T., Cudennec, L., and Charles, H.-P. (2020). A combined fast/cycle accurate simulation tool for reconfigurable accelerator evaluation : application to distributed data management. In *2020 International Symposium on Rapid System Prototyping, RSP 2020, Virtual Conference, September 24-25, 2020*. IEEE.

[Marandola et al., 2016] Marandola, J., Louise, S., and Cudennec, L. (2016). Pattern based cache coherency architecture for embedded manycores. In *Connolly, M.*, editor, *International Conference on Computational Science 2016, ICCS 2016, 6-8 June 2016, San Diego, California, USA*, volume 80 of *Procedia Computer Science*, pages 1542–1553. Elsevier.

[Marandola et al., 2012] Marandola, J., Louise, S., Cudennec, L., Acquaviva, J., and Bader, D. A. (2012). Enhancing cache coherent architectures with access patterns for embedded manycore systems. In *2012 International Symposium on System on Chip, ISSoC 2012, Tampere, Finland, October 10-12, 2012*, pages 1–7. IEEE.

[Pfrommer et al., 2016] Pfrommer, J., Schleipen, M., Azaiez, S., Boc, M., Cudennec, L., Kchir, S., Tortech, T., and Klinge, X. (2016). Deploying software functionality to manufacturing resources safely at runtime. In *21st IEEE International Conference on Emerging Technologies and Factory Automation, ETFA 2016, Berlin, Germany, September 6-9, 2016*, pages 1–7. IEEE.

[Stan et al., 2020] Stan, O., Cudennec, L., and Syoën, L. (2020). Attribute-based encryption and its application to a software-distributed shared memory. In *Samarati, P.*, di Vimercati, S. D. C., Obaidat, M. S., and Ben-Othman, J., editors, *Proceedings of the 17th International Joint Conference on e-Business and Telecommunications, ICETE 2020 - Volume 2 : SECRYPT, Lieusaint, Paris, France, July 8-10, 2020*, pages 625–631. ScitePress.

[Marandola and Cudennec, 2011] Marandola, J. and Cudennec, L. (2011). Co-Designed Cache Coherency Architecture for Embedded Multicore Systems. In *IP-Embedded System Conference and Exhibition*, volume 20, Grenoble, France. Design and Reuse.
## Workshops internationaux (13)

[Almousa Almaksour et al., 2007] Almousa Almaksour, A., Antoniu, G., Bougé, L., Cudennec, L., and Gançarski, S. (2007). Building a DBMS on top of the JuxMem Grid Data-Sharing Service. In *HiPerGRID Workshop*, Brasov, Romania. Held in conjunction with Parallel Architectures and Compilation Techniques 2007 (PACT2007).

[Azaiez et al., 2016] Azaiez, S., Boc, M., Cudennec, L., Simoes, M. D. S., Haupert, J., Kchir, S., Klinge, X., Labidi, W., Nahhal, K., Pfrommer, J., Schleipen, M., Schulz, C., and Tortech, T. (2016). Towards flexibility in future industrial manufacturing: A global framework for self-organization of production cells. In Shakshuki, E. M., editor, *The 7th International Conference on Ambient Systems, Networks and Technologies (ANT 2016) / The 6th International Conference on Sustainable Energy Information Technology (SEIT-2016) / Affiliated Workshops*, May 23-26, 2016, Madrid, Spain, volume 83 of *Procedia Computer Science*, pages 1268-1273. Elsevier.

[Chaker et al., 2015] Chaker, H., Cudennec, L., Dahmani, S., Gogniat, G., and Sepúlveda, M. J. (2015). Cycle-based model to evaluate consistency protocols within a multi-protocol compilation tool-chain. In Wang, Z., Petoumenos, P., and Leather, H., editors, *Proceedings of the 2015 International Workshop on Code Optimisation for Multi and Many Cores, COSMIC@CGO 2015, San Francisco Bay Area, CA, USA, February 8, 2015*, pages 8:1-8:10. ACM.

[Cudennec, 2017] Cudennec, L. (2017). Software-distributed shared memory over heterogeneous micro-server architecture. In Heras, D. B., Bougé, L., Mencagli, G., Jeannot, E., Sakellariou, R., Badia, R. M., Barbosa, J. G., Ricci, L., Scott, S. L., Lankes, S., and Weidendorfer, J., editors, *Euro-Par 2017 : Parallel Processing Workshops - Euro-Par 2017 International Workshops, Santiago de Compostela, Spain, August 28-29, 2017, Revised Selected Papers*, volume 10659 of *Lecture Notes in Computer Science*, pages 366-377. Springer.

[Cudennec, 2018] Cudennec, L. (2018). Merging the publish-subscribe pattern with the shared memory paradigm. In Mencagli, G., Heras, D. B., Cardellini, V., Casalicchio, E., Jeannot, E., Wolf, F., Salis, A., Schifanella, C., Manumachu, R. R., Ricci, L., Beccuti, M., Antonelli, L., Sánchez, J. D. G., and Scott, S. L., editors, *Euro-Par 2018 : Parallel Processing Workshops - Euro-Par 2018 International Workshops, Turin, Italy, August 27-28, 2018, Revised Selected Papers*, volume 11339 of *Lecture Notes in Computer Science*, pages 469-480. Springer.

[Cudennec et al., 2008] Cudennec, L., Antoniu, G., and Bougé, L. (2008). CoRDAGe: towards transparent management of interactions between applications and resources. In *International Workshop on Scalable Tools for High-End Computing (STHEC 2008)*, pages 13-24, Kos, Greece. Michael Gerndt and Jesus Labarta and Barton Miller.

[Cudennec and Trabelsi, 2020] Cudennec, L. and Trabelsi, K. (2020). Experiments using a software-distributed shared memory, MPI and 0mq over heterogeneous computing resources. In Balis, B., Heras, D. B., Antonelli, L., Bracciali, A., Gruber, T., Hyun-Wook, J., Kuhn, M., Scott, S. L., Unat, D., and Wyrzykowski, R., editors, *Euro-Par 2020 : Parallel Processing Workshops - Euro-Par 2020 International Workshops, Warsaw, Poland, August 24-25, 2020, Revised Selected Papers*, volume 12480 of *Lecture Notes in Computer Science*, pages 237-248. Springer.

[Dahmani et al., 2015] Dahmani, S., Carpov, S., Cudennec, L., and Gogniat, G. (2015). A multiobjective consistency decision engine for a manycore compilation platform using an evolutionary approach. In *Evolutionary Multiobjective Optimization (EMO 2015), held in conjunction with the 23rd Intl. Conf. on Multiple Criteria Decision Making (MCDM 2015)*, Hamburg, Germany.

[Dahmani et al., 2013] Dahmani, S., Cudennec, L., and Gogniat, G. (2013). Introducing a data sliding mechanism for cooperative caching in manycore architectures. In *2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, Cambridge, MA, USA, May 20-24, 2013*, pages 335-344. IEEE.

[Lenormand et al., 2021] Lenormand, E., Goubier, T., Cudennec, L., and Charles, H.-P. (2021). Data management model to program irregular compute kernels on fpga: application to heterogeneous distributed system. In *Euro-Par 2021 : Parallel Processing Workshops - Euro-Par 2021 International Workshops, Lisbon, Portugal, August 30 - September 3, 2021, Revised Selected Papers*, Lecture Notes in Computer Science. Springer.

[Prigent et al., 2022] Prigent, C., Cudennec, L., Costan, A., and Antoniu, G. (2022). A methodology to build decision analysis tools applied to distributed reinforcement learning. In *2022 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, Lyon, France, 2022, To Appear*. IEEE.

[Trabelsi et al., 2019] Trabelsi, K., Cudennec, L., and Bennour, R. (2019). Application topology definition and tasks mapping for efficient use of heterogeneous resources. In Schwardmann, U., Boehme, C., Heras, D. B., Cardellini, V., Jeannot, E., Salis, A., Schifanella, C., Manumachu, R. R., Schwamborn, D., Ricci, L., Sangyoon, O., Gruber, T., Antonelli, L., and Scott, S. L., editors, *Euro-Par 2019 : Parallel Processing Workshops - Euro-Par 2019 International Workshops, Göttingen, Germany, August 26-30, 2019, Revised Selected Papers*, volume 11997 of *Lecture Notes in Computer Science*, pages 258-269. Springer.

## Conférences nationales (7)

[Lenormand et al., 2019] Lenormand, E., Cudennec, L., and Charles, H.-P. (2019). Unification des mémoires réparties dans un système hétérogène avec accélérateur reconfigurable : exposé de principe. In *Conférence d'informatique en*
*Parallélisme, Architecture et Système (Compas’2019)*, Anglet, France. LIUPPA - Laboratoire d'Informatique de l'Université de Pau et des Pays de l'Adour (EA 3000).

[Chaker et al., 2016] Chaker, H., Cudennec, L., Dahmani, S., Gogniat, G., Maignan, C., and Sepùlveda, M. J. (2016). Modèles temporels d’évaluation des protocoles de gestion des données. In *Conférence d’informatique en Parallélisme, Architecture et Système (Compas’2016)*, Lorient, France.

[Cudennec, 2008] Cudennec, L. (2008). Un service hiérarchique distribué de partage de données pour grille. In *Rencontres francophones du Parallélisme (RenPar ’18)*, Fribourg, Switzerland. Haute Ecole Spécialisée de Suisse Occidentale (HES-SO).

[Cudennec and Goubier, 2015] Cudennec, L. and Goubier, T. (2015). Compilation itérative pour l'exécution de programmes chimiques sur une chaîne de compilation flot de données. In *16ème conférence ROADEF Société Française de Recherche Opérationnelle et Aide à la Décision*, Marseille, France.

[Cudennec and Monnet, 2005] Cudennec, L. and Monnet, S. (2005). Extension du modèle de cohérence à l'entrée pour la visualisation dans les applications de couplage de codes sur grilles. In *Actes des Journées francophones sur la Cohérence des Données en Univers Réparti*, Paris, France.

[Dahmani et al., 2015] Dahmani, S., Cudennec, L., and Gogniat, G. (2015). Aide à la décision pour le choix et le paramétrage de protocoles de cohérence des données. In *16ème conférence ROADEF Société Française de Recherche Opérationnelle et Aide à la Décision*, Marseille, France.

[Lenormand et al., 2021] Lenormand, E., Goubier, T., Cudennec, L., and Charles, H.-P. (2021). Modèle de programmation pour noyaux de calcul irréguliers sur accélérateur reconfigurable dans un système distribué hétérogène. In *Conférence d’informatique en Parallélisme, Architecture et Système (Compas’2021)*, Lyon, France.

## Autres (7)

[Cudennec, 2005] Cudennec, L. (2005). Modèles et protocoles de cohérence des données en environnement volatile. Rapport de fin d'études. INSA de Rennes, INRIA Centre Bretagne Atlantique, IRISA.

[Cudennec, 2009] Cudennec, L. (2009). *CoRDAGe: Un service générique de co-déploiement et redéploiement d'applications sur grilles. (CoRDAGe : a generic service for co-deploying and re-deploying grid applications)*. PhD thesis, Université de Rennes 1, France.

[Cudennec, 2020] Cudennec, L. (2020). Software-distributed shared memory for heterogeneous machines : Design and use considerations. CoRR, abs/2009.01507.

[Cudennec et al., 2012] Cudennec, L., Kofuji, J., Acquaviva, J.-T., and Camier, J.-S. (2012). Multi-core system and method of data consistency. Patent FR2970794 (A1), Commissariat à l'Énergie Atomique.

[Cudennec et al., 2009] Cudennec, L., Antoniu, G., and Bougé, L. (2009). Experimentations With CoRDAGe, A Generic Service For Co-Deploying and Re-Deploying Applications On Grids. Research Report RR-7086, INRIA.

[Dahmani et al., 2013] Dahmani, S., Cudennec, L., and Gogniat, G. (2013). Adaptive Cooperative Caching for Manycores systems. Proceedings of the Ninth International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (HiPEAC ACACES 2013).

[Le Guillou and Cudennec, 2008] Le Guillou, X. and Cudennec, L. (2008). Vers la classification darwinienne d'un processeur fossile. In Heliot, R. and Zimmermann, A., editors, *The Third Review of April Fool's day Transactions (RAFT'2008)*, pages 9–21, Grenoble, France. This paper has been awarded "Editor's Choice" of the RAFT 2008 proceedings.
Contributions

<table><thead><tr><th>Bibliographie</th><th>Actes</th><th>Rang</th><th>Init.</th><th>Idées</th><th>Impl.</th><th>Exp.</th><th>Rédac.</th><th>Prés.</th></tr></thead><tbody><tr><td>[Prigent et al., 2022]</td><td>ScaDL@IPDPS</td><td></td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Lenormand et al., 2021]</td><td>Heteropar@Euro-Par</td><td></td><td>★</td><td>■</td><td>□</td><td>□</td><td>□</td><td>□</td></tr><tr><td>[Lenormand et al., 2020]</td><td>RSP@ESWEEK</td><td>C/B2</td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Cudennec and Trabelsi, 2020]</td><td>ParaMo@Euro-Par</td><td></td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>[Cudennec, 2020]</td><td>Wiley & Sons CPE</td><td>IF 1.536</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>[Stan et al., 2020]</td><td>SECRYPT</td><td>B/B4</td><td>★</td><td>■</td><td>■</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Trabelsi et al., 2019]</td><td>Heteropar@Euro-Par</td><td></td><td>★</td><td>■</td><td>□</td><td>■</td><td>■</td><td>□</td></tr><tr><td>[Cudennec, 2018]</td><td>Heteropar@Euro-Par</td><td></td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>[Oleksiak et al., 2017]</td><td>Elsevier MICPRO</td><td>IF 1.525</td><td>□</td><td>□</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Cudennec, 2017]</td><td>Heteropar@Euro-Par</td><td></td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>[Pfrommer et al., 2016]</td><td>ETFA</td><td>B1</td><td>□</td><td>■</td><td>■</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Cecowski et al., 2016]</td><td>DSD</td><td>B1</td><td>□</td><td>□</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Cudennec et al., 2016b]</td><td>MCSOC</td><td></td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>■</td></tr><tr><td>[Cudennec et al., 2016a]</td><td>ICCS</td><td>A/A2</td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>■</td></tr><tr><td>[Marandola et al., 2016]</td><td>ICCS</td><td>A/A2</td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Kierzynka et al., 2016]</td><td>SAMOS</td><td>B2</td><td>□</td><td>□</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Azaiez et al., 2016]</td><td>RAMCOM@ANT</td><td></td><td>□</td><td>■</td><td>■</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Dahmani et al., 2015]</td><td>EMO@MCDM</td><td>C</td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Cudennec and Goubier, 2015]</td><td>ICCS</td><td>A/A2</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>[Chaker et al., 2015]</td><td>COSMIC@CGO</td><td></td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Dahmani et al., 2014]</td><td>MCSOC</td><td></td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Cudennec et al., 2014]</td><td>ICCS</td><td>A/A2</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>[Aubry et al., 2013]</td><td>ICCS</td><td>A/A2</td><td>□</td><td>■</td><td>■</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Carpov et al., 2013]</td><td>ICCS</td><td>A/A2</td><td>□</td><td>■</td><td>□</td><td>□</td><td>□</td><td>□</td></tr><tr><td>[Dahmani et al., 2013]</td><td>HIPS@IPDPS</td><td>C/B4</td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Marandola et al., 2012]</td><td>SOC</td><td>B4</td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Cudennec and Sirdey, 2012]</td><td>ICCS</td><td>A/A2</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>[Antoniu et al., 2008]</td><td>Euro-Par</td><td>A/A2</td><td>★</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>[Cudennec et al., 2008]</td><td>STHEC@ICS</td><td></td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>[Almousa Almaksour et al., 2007]</td><td>HiPerGRID</td><td></td><td>★</td><td>■</td><td>□</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Antoniu et al., 2007]</td><td>IPDPS</td><td>A/A1</td><td>□</td><td>■</td><td>■</td><td>□</td><td>■</td><td>□</td></tr><tr><td>[Antoniu et al., 2006b]</td><td>VECPAR</td><td>B/B4</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>□</td></tr><tr><td>[Antoniu et al., 2006a]</td><td>CCGrid</td><td>A/A1</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td><td>■</td></tr><tr><td>Implication</td><td></td><td></td><td>76%</td><td>91%</td><td>48%</td><td>39%</td><td>94%</td><td>35%</td></tr></tbody></table>

Grille de lecture :

- **Initiative** (Init.) Définition du sujet de recherche. ★ Encadrement doctorant ou étudiant en Master.

- **Idées** Contribution aux idées présentées dans la publication.

- **Implémentation** (Impl.) Contribution à l'implémentation des idées.

- **Expérimentations** (Exp.) Contribution à la réalisation des expérimentations.

- **Rédaction** (Rédac.) Contribution à la rédaction de la publication.

- **Présentation** (Prés.) Présentation de la publication en conférence.