Array substrate and display panel

The present application relates to an array substrate including a display region and a non-display region. The non-display region encapsulates the display region. The non-display region includes a first region and a second region. The first region is configured to dispose trances. The second region is configured to dispose a driving chip assembly. The first region includes a first subregion. Ground wires are disposed in the first subregion. A number of layers of an end of the ground wires close to the second region is less than a number of layers of an end of the ground wires away from the second region.

RELATED APPLICATIONS

This application is a National Phase of PCT Patent Application No. PCT/CN2018/113968 having International filing date of Nov. 5, 2018, which claims the benefit of priority of Chinese Patent Application No. 201810557954.0 filed on Jun. 1, 2018. The contents of the above applications are all incorporated by reference as if fully set forth herein in their entirety.

FIELD OF DISCLOSURE

The present application relates to display technologies, and more particularly, to an array substrate and a display panel.

In the trend of narrow bezel displays, the space for disposing lateral traces is getting smaller. This brings a series of problems, for example, problems caused by electrostatic charges. Since the space is smaller, ground wires become narrow around corners at lateral sides. The ground wires maintain their narrow widths after being narrowed around the corners. At the lateral sides, impedance of the ground wires is large and electrostatic shielding ability is weak. The ground wires expand their widths after being narrowed around the corners. An abrupt change to high impedance is caused for the ground wires at the corners. It is easily to cause electrostatic damages.

Therefore, there is a need to improve the drawbacks in the existing arts.

The present application relates to an array substrate and a display panel, capable of solving problems caused by electrostatic charges.

An embodiment of the present application provides an array substrate, including a display region and a non-display region, the non-display region encapsulating the display region and the display region forming a rectangle;

the non-display region including a first region encapsulating the display region and disposed adjacent to the display region, and a second region separated from a bottom edge of the display region, the second region connecting to the display region via the first region, the first region configured to dispose traces, the second region configured to dispose a driving chip assembly;

the first region including a first subregion encapsulating the display region, circuitous ground wires zigzagged from an inner side to an outer side disposed in the first subregion, a number of layers of an end of the ground wires close to the second region less than a number of layers of an end of the ground wires away from the second region.

In the array substrate of the present application, the first region further includes a second subregion configured to dispose touch signal traces, an inner side of the second subregion connects to both of a left side and a right side of the display region, an outer side of the second subregion connects to an inner side of the first subregion.

In the array substrate of the present application, the first region further includes a third subregion, one side of the third subregion connects to the bottom edge of the display region and another side of the third subregion connects to the first region, the third subregion is configured to dispose display signal trances.

In the array substrate of the present application, a number of the ground wires is two, the two ground wires are symmetrically disposed with respect to the display region, distal ends of the two ground wires are close to each other, proximal ends of the two ground wires extend to the third subregion.

In the array substrate of the present application, each of the ground wires includes a first segment, a second segment, and a third segment;

the first segment is disposed close to an outer side of the first subregion, a first end of the second segment connects to a portion of the first segment close to the second region and a second end of the second segment extends to a location away from a top edge of the display region with a predetermined distance, a first end of the third segment connects to the second end of the second segment and a second end of the third segment extends to the driving chip assembly.

In the array substrate of the present application, wherein the driving chip assembly includes a display driving chip and a touch driving chip, the display driving chip connects to the display signal trances, the touch driving chip connects to the touch signal traces.

An embodiment of the present application further provides an array substrate, including a display region and a non-display region, the non-display region encapsulating the display region;

the non-display region including a first region encapsulating the display region and disposed adjacent to the display region, and a second region separated from a bottom edge of the display region, the second region connecting to the display region via the first region, the first region configured to dispose traces, the second region configured to dispose a driving chip assembly;

the first region including a first subregion encapsulating the display region, circuitous ground wires zigzagged from an inner side to an outer side disposed in the first subregion, a number of layers of an end of the ground wires close to the second region less than a number of layers of an end of the ground wires away from the second region.

In the array substrate of the present application, the first region further includes a second subregion configured to dispose touch signal traces, an inner side of the second subregion connects to both of a left side and a right side of the display region, an outer side of the second subregion connects to an inner side of the first subregion.

In the array substrate of the present application, the first region further includes a third subregion, one side of the third subregion connects to the bottom edge of the display region and another side of the third subregion connects to the first region, the third subregion is configured to dispose display signal trances.

In the array substrate of the present application, a number of the ground wires is two, the two ground wires are symmetrically disposed with respect to the display region, distal ends of the two ground wires are close to each other, proximal ends of the two ground wires extend to the third subregion.

In the array substrate of the present application, each of the ground wires includes a first segment, a second segment, and a third segment;

the first segment is disposed close to an outer side of the first subregion, a first end of the second segment connects to a portion of the first segment close to the second region and a second end of the second segment extends to a location away from a top edge of the display region with a predetermined distance, a first end of the third segment connects to the second end of the second segment and a second end of the third segment extends to the driving chip assembly.

In the array substrate of the present application, wherein the driving chip assembly includes a display driving chip and a touch driving chip, the display driving chip connects to the display signal trances, the touch driving chip connects to the touch signal traces.

A display panel includes an array substrate including a display region and a non-display region, the non-display region encapsulating the display region;

the non-display region including a first region encapsulating the display region and disposed adjacent to the display region, and a second region separated from a bottom edge of the display region, the second region connecting to the display region via the first region, the first region configured to dispose traces, the second region configured to dispose a driving chip assembly;

the first region including a first subregion encapsulating the display region, circuitous ground wires zigzagged from an inner side to an outer side disposed in the first subregion, a number of layers of an end of the ground wires close to the second region less than a number of layers of an end of the ground wires away from the second region.

In the display panel of the present application, the first region further includes a second subregion configured to dispose touch signal traces, an inner side of the second subregion connects to both of a left side and a right side of the display region, an outer side of the second subregion connects to an inner side of the first subregion.

In the display panel of the present application, the first region further includes a third subregion, one side of the third subregion connects to the bottom edge of the display region and another side of the third subregion connects to the first region, the third subregion is configured to dispose display signal trances.

In the display panel of the present application, a number of the ground wires is two, the two ground wires are symmetrically disposed with respect to the display region, distal ends of the two ground wires are close to each other, proximal ends of the two ground wires extend to the third subregion.

In the display panel of the present application, each of the ground wires includes a first segment, a second segment, and a third segment;

the first segment is disposed close to an outer side of the first subregion, a first end of the second segment connects to a portion of the first segment close to the second region and a second end of the second segment extends to a location away from a top edge of the display region with a predetermined distance, a first end of the third segment connects to the second end of the second segment and a second end of the third segment extends to the driving chip assembly.

In the display panel of the present application, wherein the driving chip assembly includes a display driving chip and a touch driving chip, the display driving chip connects to the display signal trances, the touch driving chip connects to the touch signal traces.

The array substrate and the display panel of the present application yields a beneficial effect of lowering a risk of damage by the electrostatic charges.

DESCRIPTION OF EMBODIMENTS OF DISCLOSURE

The embodiments of the present application will be described in detail below. The embodiments are illustrated in the appending drawings, in which the same or similar reference numbers are throughout referred to as the same or similar components or the components having the same or similar functions. The embodiments described below with reference to the appending drawings are exemplary and are merely used to illustrate the present application, and should not be construed as limitations of the present application.

In the description of the present application, it is to be understood that the terms “center”, “longitudinal”, “lateral”, “length”, “width”, “thickness”, “upper”, “lower”, “front”, “rear”, “left”, “right”, “vertical”, “horizontal”, “top”, “bottom”, “inner”, “outer”, “clockwise”, “counterclockwise” and the like indicated orientation or positional relationship based on the relationship of the position or orientation shown in the drawings, which is only for the purpose of facilitating describing the description and simplifying the description, but is not intended or implied that the device or element referred to must have a specific orientation, and be constructed and operated in a particular orientation. Therefore, it should not be understood as a limitation of the present application. In addition, terms such as “first” and “second” are used herein for purposes of description and are not intended to indicate or imply relative importance or imply the number of features. Thus, the feature defined with “first” and “second” may include one or more of this feature. In the description of the present application, “a plurality of” means two or more than two, unless specified otherwise.

The following disclosure provides many different embodiments or examples to implement different structures of the present application. In order to simplify the disclosure of the present application, the components and arrangements of specific examples are described in the following. Apparently, they are just exemplary, and do not intend to limit the present application. In addition, reference numbers and/or letters can be repeated in different examples of the present application for the purposes of simplification and clearness, without indicating the relationships between the discussed embodiments and/or arrangements. Further, the present application provides examples of various specific processes and materials, but an ordinary person in the art can realize the availability of other processes and/or usage of other materials.

FIG. 1is a schematic structural diagram illustrating an array substrate in accordance with an embodiment of the present application. The array substrate10includes a display region10aand a non-display region10b. The non-display region10bencapsulates the display region10a.

The non-display region10bincludes a first region12encapsulating the display region10aand disposed adjacent to the display region10a, and a second region13separated from a bottom edge of the display region10a. The second region13connects to the display region10avia the first region12. The first region12is configured to dispose traces. The second region13is configured to dispose a driving chip assembly50.

Specifically, the display region10aroughly forms a rectangle or a rectangle with round corners.

The second region13is disposed away from the display region10awith a predetermined distance. The driving chip assembly50is disposed in the second region13. The driving chip assembly50may include a touch driving chip and a display driving chip, or both of them are assembled together.

The first region12includes a first subregion121, a second subregion122, and a third subregion123.

The first subregion121encapsulates the display region10a. The second subregion122is disposed between the display region10aand the first subregion121. An inner side of the second subregion122connects to both of a left side and a right side of the display region10a. An outer side of the second subregion122connects to an inner side of the first subregion121. The third subregion123is located between the display region10aand the second region13. One side of the third subregion123connects to the bottom edge of the display region10aand another side of the third subregion123connects to the second region13.

Circuitous ground wires20zigzagged from an inner side to an outer side are disposed in the first subregion121. A number of layers of an end of the ground wires20close to the second region13is less than a number of layers of an end of the ground wires20away from the second region13. The second subregion is configured to dispose touch signal traces30. The third subregion is configured to dispose display signal trances40. The display driving chip connects to the display signal trances40. The touch driving chip connects to the touch signal traces30.

A number of the ground wires20is two. The two ground wires20are symmetrically disposed with respect to the display region10a. Distal ends of the two ground wires20are close to each other. Proximal ends of the two ground wires20extend to the third subregion123.

Specifically, each of the ground wires20includes a first segment21, a second segment22, and a third segment23.

The first segment21is disposed close to an outer side of the first subregion121. A first end of the second segment22connects to a portion of the first segment21close to the second region13and a second end of the second segment22extends to a location away from a top edge of the display region10awith a predetermined distance. A first end of the third segment23connects to the second end of the second segment22and a second end of the third segment23extends to the driving chip assembly50.

The first segment21, the second segment22, and the third segment23have a same width. A separated distance between the first segment21and the second segment22is equal to a separated distance between the second segment22and the third segment23.

FIG. 2is a schematic structural diagram illustrating a display panel in accordance with an embodiment of the present application. The display panel is an organic light emitting diode (OLED) display panel including an array substrate10, a light emitting layer60disposed on the array substrate10, and a touch driving layer70disposed on the light emitting layer60.

The non-display region10bincludes a first region12encapsulating the display region10aand disposed adjacent to the display region10a, and a second region13separated from a bottom edge of the display region10a. The second region13connects to the display region10avia the first region12. The first region12is configured to dispose traces. The second region13is configured to dispose a driving chip assembly50.

Specifically, the display region10aroughly forms a rectangle or a rectangle with round corners.

The second region13is disposed away from the display region10awith a predetermined distance. The driving chip assembly50is disposed in the second region13. The driving chip assembly50may include a touch driving chip and a display driving chip, or both of them are assembled together.

The first region12includes a first subregion121, a second subregion122, and a third subregion123.

The first subregion121encapsulates the display region10a. The second subregion122is disposed between the display region10aand the first subregion121. An inner side of the second subregion122connects to both of a left side and a right side of the display region10a. An outer side of the second subregion122connects to an inner side of the first subregion121. The third subregion123is located between the display region10aand the second region13. One side of the third subregion123connects to the bottom edge of the display region10aand another side of the third subregion123connects to the second region13.

Circuitous ground wires20zigzagged from an inner side to an outer side are disposed in the first subregion121. A number of layers of an end of the ground wires20close to the second region13is less than a number of layers of an end of the ground wires20away from the second region13. The second subregion is configured to dispose touch signal traces30. The third subregion is configured to dispose display signal trances40. The display driving chip connects to the display signal trances40. The touch driving chip connects to the touch signal traces30.

A number of the ground wires20is two. The two ground wires20are symmetrically disposed with respect to the display region10a. Distal ends of the two ground wires20are close to each other. Proximal ends of the two ground wires20extend to the third subregion123.

Specifically, each of the ground wires20includes a first segment21, a second segment22, and a third segment23.

The first segment21is disposed close to an outer side of the first subregion121. A first end of the second segment22connects to a portion of the first segment21close to the second region13and a second end of the second segment22extends to a location away from a top edge of the display region10awith a predetermined distance. A first end of the third segment23connects to the second end of the second segment22and a second end of the third segment23extends to the driving chip assembly50.

The first segment21, the second segment22, and the third segment23have a same width. A separated distance between the first segment21and the second segment22is equal to a separated distance between the second segment22and the third segment23.

Detail descriptions of the array substrate and the display panel provided in the embodiments of the present application are presented above. Specific examples are used in the context in illustrating the principles and embodiments of the present application. The descriptions of foregoing embodiments are only intended to facilitate understanding the present application. Any modification made to the embodiments and applications may be made by persons of ordinary skills in the art based on ideas of the present application. Above all, the present specification should not be understood as limitation to the present application.