Process for forming a buried plate

A method is provided for making a buried plate region in a semiconductor substrate. According to such method, a trench is formed in a semiconductor substrate, the trench having a trench sidewall, the sidewall including an upper portion, and a lower portion disposed below the upper portion. A dopant source layer is formed along the lower portion of the trench sidewall, the dopant source layer not being disposed along the upper portion of the trench sidewall. A layer is formed to cover the upper portion of the trench sidewall. Annealing is then performed to drive a dopant from the dopant source layer into the semiconductor substrate adjacent to the lower portion of the trench sidewall.

BACKGROUND OF INVENTION

The invention relates to semiconductor processing, and more particularly to an improved method for forming a buried plate such as used in a trench capacitor of an advanced microelectronic device, e.g., a dynamic random access memory (DRAM).

A goal of the semiconductor industry is to increase the circuit density of integrated circuits (“ICs” or “chips”), most often by decreasing the size of individual devices and circuit elements of a chip. Trench capacitors are used in some types of DRAMs for storing data bits. Often, increasing the circuit density of such DRAMs requires reducing the size of the trench capacitor, which, in turn, requires reducing the area of the chip occupied by the trench capacitor. Achieving such reduction in surface area is not straightforward, because different components of the storage capacitor do not scale at the same rate, and some components cannot be scaled below a certain size. It would be desirable to provide a process of forming a trench capacitor which helps maintain the lateral dimensions of the trench capacitor within tolerances at the surface of the chip that are needed to achieve further reductions in size.

The fabrication of a trench capacitor begins by etching an opening in a semiconductor substrate. A trench capacitor is typically formed by a series of process steps, starting by etching a deep trench in a semiconductor region of a substrate. A patterned pad stack is generally provided on the substrate to define a window through which the opening is to be etched.

The trench capacitor is a plate capacitor, having as a first plate a “buried plate”, which is a charge-containing region in the semiconductor substrate adjacent to the sidewall of the trench. A second plate of the capacitor is provided as a “node electrode”, separated from the buried plate by a thin “node dielectric.” The buried plate is typically disposed adjacent to only a lower portion of the trench, while an isolation collar is provided in the upper portion of the trench to isolate the trench capacitor from other nearby devices such as transistors. The buried plate is typically formed by outdiffusion of dopants from a dopant source into the lower portion. Typically, the dopant source is one that provides dopants, such as arsenic-doped silicate oxide, i.e., arsenic-doped glass (ASG). The dopant source is deposited to cover the sidewalls and bottom of the trench, such as through a low-pressure chemical vapor deposition (LPCVD) process. Thereafter, an annealing process is conducted to drive the dopants into the adjacent areas of the substrate to form the buried plate.

Unfortunately, the conventional ASG process to form a buried plate is not ideal. First, the exposed region of the semiconductor substrate adjacent to the upper portion of the trench may be undesirably doped when the dopant source layer is not completely sealed. Second, the exposed region of the semiconductor substrate adjacent to the upper portion of the trench may be undesirably oxidized and widened when the formed oxide is removed. These problems are illustrated with reference toFIG. 1.

FIG. 1is a cross-sectional view illustrating a stage in the formation of a buried plate for a trench capacitor according to a prior art process. As shown inFIG. 1, a trench105is vertically etched into the semiconductor substrate100through an opening115in a pad stack130and through an opening in an overlying hard mask layer (not shown) that is removed after etching the trench. The sidewall110of the trench represents the edge of the semiconductor substrate, as stands after first etching the trench105, before subsequent processes are performed. Illustratively, a layer112of ASG is deposited onto the sidewall110and bottom145of the trench105as a source of dopant material for later forming the buried plate. A cap layer200, typically consisting essentially of undoped silicon dioxide, is then deposited over the ASG layer112. A fill material (not shown), such as a photoresist material, is then typically deposited and recessed to expose the cap layer200and the ASG layer112in the upper portion of the trench. The exposed cap layer200and the ASG layer112are then removed from the upper portion180of the trench sidewall110, while the cap layer200and the ASG layer112remain in place along the lower portion170of the trench sidewall110, as well as the bottom of the trench105. The fill material may then be removed from the trench. Hereinafter, references to the trench sidewall110and lower portion170include the trench bottom145, as well. As apparent fromFIG. 1, after the foregoing processing, the top surface160of the ASG layer is exposed, in proximity to the upper portion180of the trench sidewall110. This arrangement adversely affects the results of subsequent annealing to form the buried plate.

Thereafter, the substrate100is placed in a chamber containing oxygen and annealed for the purpose of driving the arsenic dopant into the substrate100adjacent to the lower portion170of the trench sidewall to form a buried plate102, as shown inFIG. 2. During the annealing, a region155of the semiconductor substrate adjacent to the original trench sidewall110becomes oxidized, such that the lower portion170of the trench sidewall110is now at a widened location130relative to the original trench sidewall110. This is a desirable result, because a widened trench along the lower portion170results in a larger surface area of the trench capacitor (not shown) to be completed by later processing, such larger surface area directly contributing to higher capacitance.

However, referring toFIG. 2, disadvantageous results occur along the upper portion180of the trench sidewall110as a byproduct of annealing in the oxygen-containing chamber. Along the upper portion180, the semiconductor substrate is oxidized in region150. The oxidized region150extends outwardly from the original trench sidewall110to a post-oxidation sidewall140, such region which typically is at least as thick as the oxide region155, and may be even thicker than oxide region155. The widening of the upper portion180of the trench is undesirable, because it negatively impacts overlay tolerance for subsequent processing. In addition, the exposed top surface160of the ASG layer shown inFIG. 1results in the arsenic dopant outdiffusing during the annealing process into region190of the semiconductor substrate100in the vicinity of the upper portion180of the trench sidewall. The undesired doped region190of the substrate is shown inFIG. 2adjacent to the oxidized region150, which in turn is disposed along the upper portion180of the trench sidewall110. Doping the semiconductor region190disposed along the upper trench portion180is undesirable because it increases the leakage current of a transistor to be subsequently formed along the upper trench portion and negatively impacts its performance.

FIG. 3illustrates a further stage in fabrication, after subsequent processing has been performed to remove the oxidized semiconductor material that has formed in regions150and155shown inFIG. 2. The trench with widened upper portion180is further illustrated inFIG. 3as an increase in a lateral dimension310, as measured by the spacing bounded by the post-oxidation trench sidewall140. This increased dimension310is shown in relation to the original lateral dimension305of the trench, as represented by the original location210of the trench sidewall.

The two problems of trench widening and diffusion of arsenic into the substrate adjacent to the upper portion of the trench negatively impact the performance of the trench capacitor and subsequently formed transistor, and the ability to maintain process tolerances. Both problems are due to exposure of the semiconductor substrate along the upper portion of the trench sidewall to oxygen and to the dopant source material (e.g., ASG) during annealing. Accordingly, a new processing method is desired to address the foregoing concerns.

SUMMARY OF INVENTION

According to an aspect of the invention, a method is provided for making a buried plate region in a semiconductor substrate. According to such method, a trench is formed in a semiconductor substrate, the trench having a trench sidewall, the sidewall including an upper portion, and a lower portion disposed below the upper portion. A dopant source layer is formed along the lower portion of the trench sidewall, the dopant source layer not being disposed along the upper portion of the trench sidewall. A barrier layer is formed along the upper portion of the trench sidewall. The semiconductor substrate is then annealed to drive a dopant from the dopant source layer into the semiconductor substrate adjacent to the lower portion of the trench sidewall.

According to another aspect of the invention, a method is provided for making a buried plate region in a semiconductor substrate. According to such method, a trench is formed in a semiconductor substrate, the trench having a trench sidewall, the sidewall including an upper portion, and a lower portion disposed below the upper portion. A dopant source layer is formed along the lower portion of the trench sidewall, the dopant source layer not being disposed along the upper portion of the trench sidewall. An epitaxial layer of semiconductor material is grown selectively over the trench sidewall in the region of the upper portion of the trench sidewall. The semiconductor substrate is then annealed to drive a dopant from the dopant source layer into the semiconductor substrate adjacent to the lower portion of the trench sidewall. During such anneal, at least a portion of the thickness of the epitaxial layer is oxidized in the region of the upper portion, while comparatively little or no oxidation of the semiconductor substrate occurs in the region adjacent to the upper portion of the trench.

DETAILED DESCRIPTION

The embodiments of the invention described herein address the problems of the conventional drive-in dopant anneal process of dopant diffusion into the semiconductor material along the upper portion of the trench sidewall and undesired widening of the upper portion of the trench, which impacts overlay tolerance. In an embodiment, a barrier layer is formed on an exposed surface of the semiconductor material along an upper portion of the trench sidewall. During subsequent annealing, the barrier layer protects the upper portion from dopant diffusion and oxidation while a dopant from a dopant source layer, e.g., ASG, is driven into the semiconductor material along a lower portion of the trench sidewall. In another embodiment, an epitaxial layer of semiconductor material is grown selectively onto the sidewall of the trench as a sacrificial layer. In this embodiment, during subsequent annealing to form the buried plate, the sacrificial semiconductor layer is oxidized. However, comparatively little or none of the semiconductor substrate adjacent to the upper portion of the trench is oxidized. In addition, the epitaxial layer also protects the region of the substrate adjacent to the upper portion of the trench sidewall from undesired dopant diffusion during the anneal. The oxidized sacrificial semiconductor layer is thereafter removed, such that the trench has substantially the same or smaller dimension in the region of the upper portion as it did prior to the annealing.

FIGS. 4 through 15illustrate stages in processing according to an embodiment of the invention.FIGS. 4 through 6illustrate a process of patterning a trench. Illustratively, in this process, the trench is patterned in a semiconductor substrate400, which typically consists essentially of p-type doped silicon. Alternatively, the substrate has a semiconductor-on-insulator type structure, e.g., is a silicon-on-insulator (SOI) substrate. Other suitable alternative types of substrates include germanium, silicon germanium, silicon carbide, strained silicon, and those consisting essentially of one or more III-V compound semiconductors having a composition defined by the formula AlX1GaX2InX3AsY1PY2NY3SbY4where X1, X2, X3, Y1, Y2, Y3, and Y4represent relative proportions, each greater than or equal to zero and X1+X2+X3+Y1+Y2+Y3+Y4=1 (1 being the total relative mole quantity). Other suitable substrates include II-VI compound semiconductors having a composition ZnA1CdA2SeB1TeB2, where A1, A2, B1, and B2are relative proportions each greater than or equal to zero and A1+A2+B1+B2=1 (1 being a total mole quantity).

A variety of methods may be utilized to form the deep trench. Typically, a mask layer is first formed and patterned on the substrate, being comprised of a material less susceptible to etching, such as a hardmask layer of silicon oxide and/or silicon nitride or other material. FIG.4shows one embodiment in which an oxide layer405functions as a hardmask layer, disposed over a pad stack430having a nitride layer420and an optional oxide layer410. The oxide layer410is preferably provided between the pad nitride layer420and the semiconductor substrate400as a buffer layer to improve the adhesion of the pad nitride layer420and to reduce the interface stress.

As shown in the cross-sectional depiction ofFIG. 5, the hardmask layer405is patterned and etched to create an opening500through which the trench will then be formed in the semiconductor substrate. Patterning can be done by forming a photoresist layer (not shown) and exposing and developing the same by any suitable process such as optical lithography, electron beam lithography, x-ray lithography, and ion beam lithography. The hardmask layer405, along with the underlying pad stack430can then be etched selective to the photoresist using any conventional etch process, for example, reactive ion etch (RIE). The photoresist is stripped after forming opening the hardmask or after opening the hardmask and the underlying pad stack.

Referring toFIG. 6, the substrate400then is etched by any suitable process such as RIE to form deep trench600. The remaining hardmask layer is stripped after forming the deep trench. The deep trench has a small width, typically ranging from 90 nm to 150 nm according to the current generation of semiconductor devices. The deep trench is etched to a depth ranging between about 2 microns (μm) and 10 μm. Etching defines a trench600having a sidewall620, and a bottom610. In one embodiment as illustrated inFIG. 6, the trench600is patterned in a manner that aligns an edge630of the pad stack430to the sidewall620of the trench600. Hereinafter, references to the trench sidewall in general and to the lower portion of the trench sidewall shall be understood to include the trench bottom610, as well.

Referring toFIG. 7, a dopant source layer710is formed along the trench sidewall620, followed by deposition of a cap layer720. The dopant source layer710preferably consists essentially of arsenic doped glass (ASG) to provide a dopant for forming an n+ type doped region in a p-type doped semiconductor substrate400, such as a p-type silicon substrate. The cap layer720preferably consists essentially of an undoped oxide, e.g., silicon dioxide, and is preferably formed in situ in the same chamber used to deposit the dopant source layer710. The cap layer720preferably functions as a diffusion barrier to prevent dopant material from escaping from the dopant source layer710into the trench opening650during the subsequent dopant drive-in anneal. Both the dopant source layer710and the cap layer720are deposited conformally by a process such as LPCVD (low pressure chemical vapor deposition), CVD (chemical vapor deposition), PECVD (plasma enhanced CVD), or other similar method. Preferably, low-pressure chemical vapor deposition (LPCVD) is used to deposit one or more relatively thin, high quality films. In a preferred embodiment, ASG is deposited as the dopant source layer710by LPCVD at 700° C. for about 60 minutes.

Referring toFIG. 8, after the deposition of the dopant source layer710and cap layer720, a filler material800, such as a photoresist fill, (hereinafter “resist fill”) is deposited in the trench. Thereafter, the resist fill is recessed to a predetermined level830, as by a timed etch, e.g., a wet etch or RIE, to define an upper portion820of the trench sidewall above that level830and a lower portion810of the trench sidewall below that level. Alternatively, polysilicon can be deposited and recessed to fulfill this function. A capacitor will be formed later along the lower portion810of the trench sidewall, while the upper portion820of the trench sidewall is reserved for another purpose, such as for the formation of a transistor.

As shown inFIG. 9, the dopant source layer710, together with the cap layer720is removed from the pad stack430and the upper portion820of the trench sidewall, as by etching selective to silicon and selective to silicon nitride, while the dopant source layer710and cap layer720remain in place along the lower portion810, where covered by the resist fill800. As shown inFIG. 9, this results in exposing a top surface950of the dopant source layer710, while the material of the semiconductor substrate400is also exposed along the upper portion820of the trench sidewall.

Concern for the possibility of unwanted dopant diffusion along the upper portion820during the subsequent anneal is addressed by further processing described below.FIG. 10illustrates a subsequent stage in which the resist fill is removed from the trench, leaving the dopant source layer710and cap layer720in place along the lower portion810of the trench sidewall.

Thereafter, as shown inFIG. 11, an upper barrier layer1100is formed along the upper portion820as a barrier to dopant diffusion into the semiconductor substrate400adjacent to the upper portion820during the subsequent dopant drive-in anneal. The upper barrier layer1100is preferably provided by local nitridation of the semiconductor material present along the upper portion820. This nitridation can be performed either in a separate process step or as initial processing integrated into the subsequent dopant drive-in anneal. Alternatively, the upper barrier layer1100can be formed by locally forming a silicide along the upper portion820when the semiconductor substrate400consists essentially of silicon or has substantial silicon content, e.g., such as a substrate having a silicon germanium composition. The process for locally forming the silicide involves depositing a metal in contact with the exposed semiconductor material of the substrate400along the upper portion820of the trench, annealing to form a silicide, and selectively removing the metal in the remaining areas. For example, when the semiconductor substrate consists essentially of silicon, the formed silicide may be cobalt silicide, nickel silicide, tungsten silicide, titanium silicide, and other suitable silicides. Other alternatives for forming the upper barrier layer include selectively forming a nitride, e.g., titanium nitride, tantalum nitride, and silicon carbide. As a layer1100formed by local nitridation of silicon, such silicon nitride layer1100has a thickness preferably between about 10 Å (angstroms) and 25 Å. When layer consists essentially of cobalt silicide, nickel silicide, tungsten silicide, titanium silicide, titanium nitride, tantalum nitride, or silicon carbide, it preferably has a thickness between about 20 Å and 200 Å.

Referring toFIG. 12, with the upper barrier layer1100in place, a drive-in anneal is conducted to form the buried plate. The anneal is performed preferably at a temperature between about 900° C. and 1150° C. and preferably at 1050° C. During such anneal, the cap layer1100covers the silicon of the substrate400adjacent to the upper portion820to protect the semiconductor substrate from outdiffusion of arsenic from the dopant source layer710. As a result of this anneal, the arsenic diffuses into the substrate400adjacent to the lower portion810to form a heavily doped n+ type semiconductor region as a buried plate1200. This annealing process preferably includes an aggressive oxidation of the semiconductor material, as well, which results in an oxidized region1240adjacent to the lower portion810. Such oxidized region1240will be removed later in order to widen the trench650selectively along the lower portion810, e.g., for the purpose of making a larger size trench capacitor. However, during such oxidation process, the semiconductor substrate along the upper portion820is protected from oxidation by the upper barrier layer1100.

Referring toFIG. 13, after the dopant drive-in anneal, the cap layer, the dopant source layer and the oxidized region are removed from the lower portion810, leaving the n-type buried plate1200in the semiconductor substrate400adjacent to the lower portion810. Such removal is preferably accomplished by an etch process that is selective to the material of the upper barrier layer1100, such that the semiconductor substrate along the upper portion820remains protected during the etch. At this point of processing, little, if any, widening of the trench650has occurred along the upper portion820. The upper portion has been spared from undesired oxidation, and diffusion of dopants therein during the anneal, despite the high temperature and aggressive oxidation conditions under which it has been performed. Otherwise, excessive oxidation of the substrate400adjacent to the upper portion might have resulted in undesired widening of the trench after removing the formed oxide. On the other hand, a desirable result of the foregoing process is that the trench650in the region of the lower portion810has been widened considerably.

FIG. 14illustrates results of processing to further widen the trench650in the region of the lower portion. Such further widening is preferably performed by isotropic etching of the semiconductor material of the substrate400. Such etching is preferably performed selective to the material of the upper barrier layer1100, which remains in place along the upper portion820during the etching. At the conclusion of such etching process, the trench650has acquired a further widened dimension1410, which is greater than an original dimension1400of the trench650.

Alternatively, the upper barrier layer1100can be removed after the oxidized region is removed, and the lower portion810of the trench can then be widened by laterally etching the semiconductor substrate adjacent to the lower portion810of the trench sidewall by an etch process which is selective to more lightly doped semiconductor material. Such etch process proceeds more rapidly against the more highly doped semiconductor material adjacent to the lower portion810of the trench sidewall after the dopant drive-in anneal has been performed. The result of etching is to produce a widened trench dimension1410.

FIG. 15illustrates a stage of processing after further steps have been performed to complete a trench capacitor1500therein and a vertical transistor1550disposed above the trench capacitor1500. As shown inFIG. 15, the trench capacitor1500includes the buried plate1200, a node dielectric1510formed on the sidewall1505of the silicon where the buried plate1200is located, and a node electrode1520disposed on the opposite side of the node dielectric1510from the buried plate1200.

The formation of the vertical transistor1550along the upper portion820of the trench sidewall is only illustrative. Many other structures and ways of forming transistors which connect to the trench capacitor are possible. In the example shown inFIG. 15, the trench capacitor1500is separated from the vertical transistor by an isolation collar1540formed on a part of the upper portion of the trench sidewall. The vertical transistor includes a gate conductor1543, a gate dielectric1545and a channel region1530. The channel region1530allows current to pass only when the gate conductor1543is biased at an appropriate voltage. The gate conductor1543is isolated from the node electrode1520by a trench top oxide1560. The vertical transistor1550is electrically connected to the node electrode1520by an n-type buried strap outdiffusion1570formed in the silicon adjacent to the gate dielectric1545, the trench top oxide1560and the node electrode1520. A drain region1547is disposed above the channel region1530.

Alternatively, instead of a vertical transistor, a planar transistor (not shown) can be formed which connects to the trench capacitor1500. Alternatively, the trench capacitor1500can be connected to circuitry of the chip, such as for use in providing a source of local capacitance, e.g., for decoupling purposes.

FIGS. 16 through 19illustrate an alternative embodiment of the invention. In this embodiment, processing begins in the same manner as that shown and described above with respect toFIGS. 4 through 10. Thereafter, instead of forming a barrier layer1100as shown inFIG. 11, an epitaxial layer1600of semiconductor material is selectively grown on the exposed semiconductor material of the substrate400along the upper portion820of the trench sidewall, as shown inFIG. 16. The epitaxial layer1600preferably consists essentially of the same semiconductor material as the semiconductor substrate400. Thus, when the semiconductor substrate consists essentially of silicon, an epitaxial layer of silicon is grown selectively onto the single-crystal silicon substrate that is exposed at the upper portion820of the trench sidewall. Alternatively, the epitaxial layer may be germanium, silicon germanium, silicon carbide, or silicon germanium carbide. The epitaxial layer1600is preferably grown to a sufficient thickness to cover the top surface1610of the dopant source layer710. The epitaxial layer1600and the cap layer720help to protect the region1620of the semiconductor substrate400along the upper portion820from undesired diffusion of the dopant from out of the dopant source layer710into that region during annealing.

Referring toFIG. 17, after the epitaxial layer1600has been formed, a drive-in anneal with aggressive oxidation is conducted to form the buried plate under the same or similar conditions as described above relative toFIG. 12. The results of the anneal are the formation of an oxidized region1740adjacent to the lower portion810of the trench sidewall620, and a buried plate region1700disposed within the semiconductor substrate400. A portion of or all of the thickness of the epitaxial layer disposed along the upper portion820is oxidized during the anneal to form an oxidized region1710. The epitaxial layer has thus acted as a buffer layer during the oxidation to protect the upper portion of the trench650from widening.

Thereafter, the oxidized regions1710,1740, cap layer720, and dopant source layer710(FIG. 16) are removed from the trench650by etching selective to the material of the semiconductor substrate400, resulting in the structure as shown inFIG. 18. After such etch, the buried plate1700remains as a feature embedded in the semiconductor substrate400, disposed to the outside of the trench650. The upper portion820of the trench sidewall remains the same or substantially the same as it was before the anneal, such that the upper portion of the trench650has not widened considerably because of the anneal. In addition, little or no dopant diffusion into region1620has occurred along the upper portion820of the trench sidewall as a result of the anneal. If not all of the epitaxial layer1600inFIG. 16is oxidized and removed, the part of the epitaxial layer that is not oxidized may remain along the upper portion820of the trench sidewall, resulting in a even narrower horizontal dimension across the trench than it was before the anneal, such dimension being determined from edges within the trench of the remaining (unoxidized) part of the epitaxial layer1600.

FIG. 19illustrates results of processing to further widen the trench650in the region of the lower portion. Such widening is preferably performed by isotropically etching the n+ doped semiconductor material of the buried plate region1700of the substrate400selective to the p-type semiconductor material disposed along the upper portion820of the trench sidewall. At the conclusion of such etching, the trench650has acquired a widened dimension1410, which is greater than an original dimension1400of the trench650.

In a variation of the above embodiment, when the epitaxial layer consists essentially of a different material from the substrate, for example, when the substrate is silicon and the epitaxial layer is SiGe or SiC, the epitaxial layer can be used as a mask to protect the region of the substrate along the upper portion of the trench sidewall during processing to widen the lower portion of the trench. The differences in processing according to such variation are as follows.

With reference toFIG. 16, an epitaxial layer1600consisting essentially of a semiconductor alloy such as silicon germanium (SiGe) or silicon carbide (SiC) which is preferably etch distinguishable from the material of the substrate, e.g., silicon, is grown selectively along the upper portion820of the trench sidewall. Thereafter, referring toFIG. 17, the drive-in anneal is performed in a manner which oxidizes the epitaxial layer1600only partially, leaving some of the thickness of the epitaxial layer1600remaining in contact with the silicon substrate400along the upper portion820of the trench sidewall. Thereafter, when the oxide layers including the ASG layer, oxide cap and oxidized portion of the epitaxial layer are removed from the trench, as shown inFIG. 18, the unoxidized portion (not shown) of the epitaxial layer remains as a mask along the upper portion820of the trench sidewall for protecting the semiconductor substrate400.

Thereafter, with reference toFIG. 19, the horizontal dimension of the lower portion of the trench is widened to a larger dimension1410, preferably by a process including etching selective to the unoxidized portion of the SiGe or SiC layer that remains along the upper portion820of the trench sidewall. Alternatively, such process need not include etching selective to the unoxidized part of the epitaxial layer. Instead, the unoxidized part may function as a sacrificial layer, of which at least some of its thickness is reduced during the widening of the lower portion of the trench. Thereafter, the unoxidized part of the epitaxial layer can be completely removed from the upper portion820of the trench sidewall prior to subsequent processing. Alternatively, all or part of the thickness of the unoxidized part of the epitaxial layer can be allowed to remain for the performance of subsequent processing such as described above with reference toFIG. 15.

Accordingly, the foregoing described embodiments of the invention address challenges of the prior art through use of a barrier layer or sacrificial layer, e.g., epitaxial layer, disposed along an upper portion of a trench to reduce dopant diffusion into the semiconductor material disposed along the upper portion of the trench sidewall and to reduce widening of the upper portion due to unwanted oxidation.

While the invention has been described in accordance with certain preferred embodiments thereof, those skilled in the art will understand the many modifications and enhancements which can be made thereto without departing from the true scope and spirit of the invention, which is limited only by the claims appended below.