Method of forming a semiconductor device

A semiconductor device is formed as part of an integrated circuit. The semiconductor device, which is formed in an active semiconductor layer, is surrounded by a guardian that provides a diffusion barrier against contaminants and also provides assistance in avoiding dishing above the semiconductor device during chemical mechanical polishing. The dielectric that is above the semiconductor device and inside the guardian is etched to form an opening that receives one of an optical fiber, an electromagnetic signal source, or an electromagnetic signal load. The remaining dielectric is in layers that are of substantially uniform thickness. The guardian is built up in layers that are part of a normal integrated circuit process. These include contact layers, via layers, and interconnect layers.

BACKGROUND

The present embodiments relate to a method of forming a semiconductor device, and more particularly, to a method of forming a controlled dielectric stack on top of a semiconductor device.

In the present art, it is known that electromagnetic signals have important interactions with materials in a conventional CMOS process. Whether these signals be optical, in the form of guided or free-space light, or longer wavelength in nature, the control of dielectric constant, film thickness as well as the presence or lack thereof of metals in an associated semiconductor device is fundamental to ensuring device performance. Methods to improve the controllability of these physical layers serve to improve the manufacturability of any of such devices.

In one aspect, impinging radiation or guided radiation interacts with the back end dielectric stack of a conventional CMOS process. This radiation may be traveling along the wafer's surface through the dielectric, as in the case of a transmission line, or in another embodiment, it could be traveling normal to the film stack to interact with an underlying device. One such device is a grating coupler. Grating couplers on silicon are discussed in literature, wherein the grating couplers diffract light at normal incidence into a waveguide on a silicon surface. However, while such grating coupler structures have been theoretically simulated, they are not known to have been demonstrated in an optimized CMOS process manufacturing environment. In such a demonstration, the impinging radiation would need to travel through a highly uniform and controllable back-end dielectric stack to arrive at its destination, which may be in the form of a guided wave traveling perpendicular to the wafer's surface. Ideally, electromagnetic signal can not interact with parasitic metal. CMP non-uniformity resulting from the inability to use state-of-the-art metal tiling algorithms associated with such devices in the overlying ILD layers could reduce the efficiency of such devices.

Accordingly, it would be desirable to provide a method for manufacturing a semiconductor device, such as a grating coupler structure, an electromagnetic receiver or transmitter, or waveguide for overcoming aforementioned problems in the art.

SUMMARY

According to one embodiment of the present disclosure, a method comprises providing a semiconductor substrate; forming a semiconductor device in the semiconductor substrate; and forming a guardian feature around the overlying dielectric layers.

DETAILED DESCRIPTION

Semiconductor devices which receive electromagnetic signals as inputs are known in the art. In one embodiment, such a signal impinges upon a device, located in the silicon of an SOI wafer. Such a device may be an optical coupler, photodetector or photo-transistor. Coupling the signal into the device at normal incidence provides a better scheme than attempting to align one or more sources (by way of an optical fiber, as an example) to a cleaved wafer facet. In addition, normal incidence input provides a type of “electromagnetic” bond pad for an semiconductor device or devices that may incorporate a grating coupler to couple this impinging signal into a guided mode on the wafer's surface for the application of routing optical signals on-chip. Furthermore, such a structure provides a very cost effective way of in-line probing of the device or devices that incorporate such a structure. Of crucial importance is the control of the dielectric stack, existing in industry grade CMOS processing, through which such a signal will propagate. Accordingly, a method of forming a semiconductor device having a guardian feature is disclosed herein which enhances the manufacturability and reliability of a semiconductor device on silicon which interacts with a normal incidence electromagnetic signal that is compatible with industry grade CMOS processing.

FIG. 1is a cross-sectional view of a portion of a semiconductor device prior to forming a guardian feature of a semiconductor device during manufacturing thereof according to one embodiment of the present disclosure. A semiconductor device10includes two portions, the first portion12including a series of alternating features and a second portion14including perpendicular features, both patterned in the plane of the wafer. Semiconductor device10is formed, for example, beginning with a semiconductor-on-insulator (SOI) substrate, the SOI substrate including buried oxide (BOX) layer16with an active semiconductor layer18overlying the BOX layer16. In one embodiment, active semiconductor layer18comprises silicon. Device portion12includes regions of alternating low index of refraction and high index of refraction material forming a generalized optical grating in the illustrated embodiment. As illustrated, device portion12includes an alternating pattern of oxide regions20and silicon regions22, formed within silicon layer18. In addition, portion14includes a portion24of silicon layer18, forming a waveguide or detector in the illustrated embodiment.

The angle of incidence of the electromagnetic signal can be optimized based upon the optical properties of the semiconductor device or vice versa. Furthermore, besides the use of an SOI substrate, the underlying substrate could also include any material stack designed to better reflect and thus capture the incident beam.

It is noted that the semiconductor device portion12can in fact be devoid of any particular feature, in the case where the electromagnetic signal is not intended to interact with one. In another embodiment, the device may comprise any arbitrarily designed periodic grating that diffracts electromagnetic signals from a fiber or radiation source into a waveguide or photo-detector or photo transistor. For example, one method of forming the periodic grating involves the use of a single etch to create the grating and the waveguide, furthermore using portions of a standard CMOS process on SOI. In another method, a polysilicon etch is used to form the grating. In yet another embodiment, the semiconductor device may be an antenna structure designed to either transmit or receive an electromagnetic signal. In all cases, during formation of the semiconductor device, attention is given to the underlying and overlying dielectric layers in connection with providing desired optical characteristics.

In other words, particular attention is paid to the layer thicknesses of the lower (BOX) and upper cladding (ILD) layers. While the thickness of the BOX is set by the wafer manufacturer, the ILD thickness uniformity is the result of chemical-mechanical polishing (CMP). The top cladding layer(s) must be designed to optimally transmit an electromagnetic signal efficiently into the semiconductor device if a complex stack is used, for example, as in a contact module, in the case of normal incidence. Thus, it is advantageous to incorporate a metal guardian feature around the semiconductor device to improve chemical-mechanical polishing (CMP) planarity issues that might otherwise interfere with the film stack above the semiconductor device. Accordingly, the guardian feature reduces undesirable dishing within upper cladding layers above the grating coupler device during one or more polishing steps, thus improving manufacturability. The bottom cladding layer may be a single BOX layer, or in an alternative embodiment, an alternating stack of low-high index materials designed as a reflector, depending on the needs of the overall device.

FIG. 2is a cross-sectional view of one embodiment of such a semiconductor device portion12having a contact portion of the guardian feature during further manufacturing thereof. In particular, a first interlevel dielectric layer (ILD)26is deposited on the surface of the silicon layer18, semiconductor device portion12, and waveguide14. ILD layer26may include a single ILD layer or a stack of films forming a desired composition making up the ILD layer. In addition, subsequent to depositing the ILD layer, the layer can be planarized to a desired thickness, for example, via chemical-mechanical polishing. The desired ILD composition and ILD thickness are determined according to the particular requirements of the semiconductor device being manufactured. The first ILD layer16also functions as an upper cladding layer for the optical device10. While ILD has been described as being deposited, the same could also be formed for example, by spin-on or other suitable methods.

Subsequent to forming ILD layer26, a first guardian contact28of a guardian feature is formed within the ILD layer26. In one embodiment, the first guardian contact28is formed using a patterning and etching process to define an opening which is subsequently filled with a desired guardian contact material. The desired guardian contact material is selected according to the particular requirements of the optical device being manufactured. For example, guardian contact material can include metal, or other suitable material selected according to the particular requirements of the optical device application.

After formation of the ILD layer26and filling the opening with material of the first guardian contact28, the surface of the ILD layer and the first guardian contact are planarized using, for example, chemical-mechanical polishing. In one embodiment, the formation of first guardian contact is accomplished via a damascene process, as discussed herein. Alternatively, the first guardian contact can be formed using a deposition and etch-back process.

FIG. 3is a top layout view of the portion of the semiconductor device with the contact portion of the guardian feature ofFIG. 2. The semiconductor device portion12is illustrated as a pattern of regions of alternating low index of refraction material20and high index of refraction material22. Device portion14is illustrated as a linear region of silicon material24. Device portions12and14could also include other shapes, patterns, or configurations as may be required for a particular semiconductor or optical device application. Furthermore, the semiconductor device10could also include one or more optical couplers or one or more waveguides.

Further with respect toFIG. 3, the first guardian contact28is formed within the first ILD layer26to partially surround an area overlying the semiconductor device portion12. In one embodiment, the first guardian contact28substantially surrounds the area of the semiconductor device portion12, leaving a portion of the ILD layer26overlying the semiconductor device portion14absent of the first guardian contact28. In other words, the first guardian contact28comprises a first metal layer formed substantially around and adjacent to the semiconductor device portion12while leaving a portion of the first dielectric layer26over the semiconductor device portion12. The minimal proximity of the first guardian contact28to the semiconductor device portion12and semiconductor device portion14is selected to substantially eliminate or minimize any undesirable optical interference between the same. In another embodiment, one or more semiconductor device portions12may be present within silicon layer18. In such an instance, the first guardian contact28can be configured to substantially surround the area of the one or more optical couplers, but be absent from the portion of the ILD layer26that overlies a waveguide. In yet another embodiment, one or more semiconductor device portions14may be present within silicon layer18. In such an instance, the first guardian contact28can be configured to substantially surround the area of the semiconductor device portions12, but be absent from one or more portions of the ILD layer26that overlie one or more waveguides.

Referring still toFIG. 3, the first guardian contact28includes a circular shape having a single discontinuity. The shape of first guardian contact28can also include one or more discontinuities selected according to the desired performance characteristics of the semiconductor device. Accordingly, the circular shape can include one or more discontinuous portions of the circular shape. Furthermore, one or more first guardian contacts28can be included within the first ILD layer16, wherein the one or more first guardian contacts include concentric first guardian contacts. Moreover, the one or more first guardian contacts28can include another type shape or geometry determined according to the particular requirements of the semiconductor device being manufactured or the manufacturing process.

FIG. 4is a cross-sectional view of the portion of the semiconductor device portion12having a metal-1portion of the guardian feature during further manufacturing thereof. In particular, a second interlevel dielectric layer (ILD)30is deposited on the surface of the first interlevel dielectric layer26. ILD layer30may include a single ILD layer or a stack of films forming a desired composition making up the ILD layer, the ILD layer having a desired thickness. The desired ILD composition and ILD thickness are determined according to the particular requirements of the semiconductor device being manufactured. For example, the first dielectric layer26has a first thickness and the second dielectric layer30has a second thickness, wherein the first thickness is substantially equal to the second thickness. The second ILD layer30may also function as an upper cladding layer for an optical device10. While ILD has been described as being deposited, the same could also be formed for example, by spin-on or other suitable methods.

Subsequent to forming ILD layer30, a metal-1portion32of the guardian feature is formed within the ILD layer30. In one embodiment, the metal-1portion32of the guardian feature is formed using a patterning and etching process to define an opening which is subsequently filled with a desired metal-1guardian material. The desired metal-1guardian material is selected according to the particular requirements of the semiconductor device being manufactured. For example, metal-1guardian material can include metal, or other suitable material selected according to the particular requirements of an optical device application.

After formation of the ILD layer30and filling the opening with the metal-1guardian material32, the surface of the ILD layer and the metal-1guardian material are planarized using, for example, chemical-mechanical polishing. In one embodiment, the formation of metal-1portion of the guardian feature is accomplished via a damascene process, as discussed herein. Alternatively, the metal-1portion can be formed using a deposition and etch-back process.

FIG. 5is a top layout view of the portion of the semiconductor device with the metal-1portion of the guardian feature ofFIG. 4. The metal-1portion32of the guardian feature is formed within the second ILD layer30to surround an area overlying the semiconductor device portion12, and further to be in contact with the underlying first guardian contact28. In another embodiment, one or more semiconductor device portions12may be present within silicon layer18. In such an instance, the metal-1portion32of the guardian feature can be configured to overlie first guardian contact28.

Referring still toFIG. 5, the metal-1portion32of the guardian feature includes a circular shape without having a discontinuity. Depending upon semiconductor device design and its requirements with respect to an electromagnetic signal, it may be necessary to leave a discontinuity in the metal above the waveguide if the radiation or evanescent wave substantially penetrates into the second ILD layer30. In one embodiment, forming the metal-1portion32of the guardian feature comprises forming a second metal layer over and substantially aligned to the first metal layer28and around the semiconductor device12, leaving a portion of the second dielectric30over the semiconductor device12.

The shape of metal-1portion32of the guardian feature can also include one or more discontinuities selected according to the desired performance characteristics of the semiconductor device. Accordingly, the circular shape can include one or more discontinuous portions of the circular shape. Furthermore, one or more metal-1guardian portions32can be included within the second ILD layer30, wherein the one or more metal-1guardian portions32include concentric metal-1guardian portions. Moreover, the one or more metal-1guardian portions32can include another type shape or geometry determined according to the particular requirements of the semiconductor device being manufactured or the manufacturing process.

FIG. 6is a cross-sectional view of the semiconductor device having the guardian feature during further manufacturing thereof according to one embodiment of the present disclosure. In particular,FIG. 6illustrates formation of subsequent ILD layers and via or metal portions of guardian feature70. The metal via portions may also include metal interconnects of interconnect layers. In particular, a third interlevel dielectric layer (ILD)34and via-1 portion36are formed on the surface of the second interlevel dielectric layer30. In one embodiment, forming the via-1 portion36of the guardian feature comprises forming a third metal layer over and substantially aligned to the second metal layer32and around the semiconductor device portion12, leaving a portion of the third dielectric34over the semiconductor device portion12.

In addition, a fourth interlevel dielectric layer (ILD)38and metal-2portion40are formed on the surface of the third interlevel dielectric layer34. A next interlevel dielectric layer (ILD)42and next via portion44are formed on the surface of the fourth interlevel dielectric layer38. Additional layers can further be included, as indicated by the series of dots between layers42and46, as well as, ILD layer46and next metal portion48, ILD layer50and next via portion52, and ILD layer54and last-metal portion56.

Formation of the additional layers can be accomplished similarly as with the earlier formed ILD layers, via-portions of the guardian feature, and metal-portions of the guarding feature. The specific number of ILD layers, via-portions of the guardian feature, and metal-portions of the guardian feature are determined according to the particular requirements of the semiconductor device, or other potential integrated electrical devices. As discussed, one or more of the additional ILD layers may include single ILD layers or a stack of films forming a desired composition making up the respective ILD layer, further wherein the respective ILD layers have a desired thickness. Furthermore, the desired ILD composition and ILD thickness of the one or more additional ILD layers are determined according to the particular requirements of the semiconductor device being manufactured.

Subsequent to forming the ILD layer54and last-metal portion56of the guardian feature70, a passivation layer58is formed overlying ILD layer54. Passivation layer58can include any protective material of a single or multiple stack composition. Furthermore, passivation layer58protects the underlying structures from further back end of the line processing, packaging, and/or the environment, in general. According to the embodiments of the present disclosure, guardian feature70provides a window in a region indicated by the arrow60as shown inFIG. 6, through which electromagnetic radiation can travel. Guardian feature70is configured to optimize the uniformity and repeatability of the thickness of the ILD layers. It should be noted that the total number of portions of the guardian feature70and the total number of ILD layers above the semiconductor device portion12is determined according to the requirements of the particular semiconductor device application being implemented.

FIG. 7is a cross-sectional view of the semiconductor device portion12having the guardian feature70manufactured according to another embodiment of the present disclosure. In the embodiment ofFIG. 7, an opening72is formed within one or more of the ILD layers within the region60to tailor an electromagnetic property of the window within the guardian feature. Subsequent to formation of opening72, an optical fiber, or laser source or any arbitrary heterointegrated structure (not shown) can be placed in proximity of opening72, as may be required for a particular semiconductor application.

Opening72can be formed using various patterning and etching techniques, and in particular, techniques suitable for etching the various ILD layers. Opening72further provides a remainder portion of the ILD layers having a thickness designated by reference numeral74. The performance of the semiconductor device portion12is influenced by the remainder thickness74and its constituent material properties. Depending upon design, reducing the number of interfaces within the window may increase an amount of light passage into the semiconductor device portion12.

Accordingly, a uniformity and repeatability of the thickness74are critical to the efficiency of the semiconductor device portion12. Guardian feature70is configured to optimize the uniformity and repeatability of the thickness74. Furthermore, guardian feature70advantageously provides protection against contaminant diffusion into other portions of the device that could result from removal of the passivation and ILD layers during formation of the window.

As discussed herein, the present embodiments provide methods for manufacturing high quality semiconductor devices, wherein the key interaction of the device is with a source or load for an electromagnetic signal oriented at a normal or near normal incidence relative to one or more devices on a wafer. The wafer can comprise, for example, a silicon-on-insulator (SOI) wafer. In addition, the methods provide steps for improving the manufacturability of semiconductor devices incorporating such an optical grating coupler with a waveguide. Furthermore, the methods of the present embodiments are compatible with standard CMOS silicon processes used extensively in manufacturing today. Moreover, the methods are scalable with the continued scaling of CMOS technology. Still further, the methods of the present embodiments enable the integration of optics and electronics on a single silicon chip.

Accordingly, the embodiments disclosed herein provide one or more integrations that present low-cost methods for manufacturing semiconductor devices of arbitrary dimension. As discussed herein, the embodiments provide a method for how the ILD dielectric stacks can be optimized to improve efficiency. Furthermore, the methods include a guardian feature approach to ensure that dielectrics overlying the grating coupler do not suffer from excessive dishing during one or more polishing steps, such as CMP. Moreover, the methods enable the manufacturability of a grating coupler that is easily integrated with CMOS electronics, repeatable, and highly efficient.

The methods of the present embodiments can be used in a number of RF or optoelectronic device applications. In addition, the methods can be used to optically enable internal integrated circuit, module, or system level devices, such as enabling optical clock-tree routing or optical chip-chip interconnect. Still further examples include high end microprocessor devices, high end optical network communication devices, and replacements for optical passive elements.