Apparatuses and methods for storing a data value in multiple columns of an  array corresponding to digits of a vector

An example apparatus comprises an array of memory cells coupled to sensing circuitry. The apparatus can include a control component configured to cause computing of a data value equal to a logical OR between the digit of a mask and a data value stored in a memory cell located in a row at a column of the array corresponding to a digit of a vector stored in the array. The control component can cause storing of the data value equal to the logical OR in the memory cell located in the row at the column of the array corresponding to the digit of the vector.

PRIORITY INFORMATION

This application is a Non-Provisional of U.S. Provisional Application No. 62/045,305, filed Sep. 3, 2014, the contents of which are incorporated herein by reference.

TECHNICAL FIELD

The present disclosure relates generally to semiconductor memory and methods, and more particularly, to apparatuses and methods related to storing a data value in multiple columns of a memory array.

BACKGROUND

Electronic systems often include a number of processing resources (e.g., one or more processors), which may retrieve and execute instructions and store the results of the executed instructions to a suitable location. A processor can comprise a number of functional units such as arithmetic logic unit (ALU) circuitry, floating point unit (FPU) circuitry, and/or a combinatorial logic block, for example, which can be used to execute instructions by performing logical operations such as AND, OR, NOT, NAND, NOR, and XOR, and invert (e.g., inversion) logical operations on data (e.g., one or more operands). For example, functional unit circuitry (FUC) may be used to perform arithmetic operations such as addition, subtraction, multiplication, and/or division on operands via a number of logical operations.

A number of components in an electronic system may be involved in providing instructions to the FUC for execution. The instructions may be generated, for instance, by a processing resource such as a controller and/or host processor. Data (e.g., the operands on which the instructions will be executed) may be stored in a memory array that is accessible by the FUC. The instructions and/or data may be retrieved from the memory array and sequenced and/or buffered before the FUC begins to execute instructions on the data. Furthermore, as different types of operations may be executed in one or multiple clock cycles through the FUC, intermediate results of the instructions and/or data may also be sequenced and/or buffered.

In many instances, the processing resources (e.g., processor and/or associated FUC) may be external to the memory array, and data is accessed via a bus between the processing resources and the memory array to execute a set of instructions. Processing performance may be improved in a processor-in-memory (PIM) device, in which a processor may be implemented internal and/or near to a memory (e.g., directly on a same chip as the memory array). A PIM device may save time by reducing and/or eliminating external communications external and may also conserve power.

DETAILED DESCRIPTION

The present disclosure includes apparatuses and methods related to storing a data value in multiple columns of a memory array. An example apparatus comprises an array of memory cells coupled to sensing circuitry. The apparatus can include a control component configured to cause computing of a data value equal to a logical OR between the digit of a mask and a data value stored in a memory cell located in a row at a column of the array corresponding to a digit of a vector stored in the array. The control component can cause storing of the data value equal to the logical OR in the memory cell located in the row at the column of the array corresponding to the digit of the vector.

The present disclosure includes apparatus and methods that can reduce the amount of time to accumulate and store a numerical value in a particular location in an array of memory cells (e.g., as a binary number stored in a column of the array of memory cells). Accumulating a numerical value in the array of memory cells can be accomplished in approximately B row operations (where B is the number of digits in the numerical value) on each increment of the numerical value. According to embodiments of the present disclosure, increments can occur in a sequencer, which utilizes only a fraction of a total time allocated to perform a row operation, with an accumulated result subsequently being copied into one or more columns of the array of memory cells. In this scenario, at worst, accumulating a numerical value takes B row cycles. A worst case is considered to be where all data values of the sequencer register are a non-zero logic value.

A vector is an ordered collection of digits (e.g., bits, etc.). Each digit of a vector can have a data value (e.g., binary 0 or 1). The data value of a digit can be stored in a memory cell of a memory array, for example. A vector can represent a numeric value. For example, a vector can be a binary number, each digit of the vector being a bit, and the vector arranged to have a least significant bit (LSB) and a most significant bit (MSB). A vector comprising multiple digits, each digit having a data value, can be stored in a memory array with each data value being stored in a different memory cell of the memory array. The data values of the vector can be stored (e.g., arranged) in the memory array in a variety of ways.

There can be various reasons for storing a vector (e.g., binary number) in multiple columns of the memory array. A binary number may initially reside in a register outside the memory array, such as a sequencer (e.g., bank sequencer). According to various apparatus configurations, arithmetic operations in a sequencer can be much faster than those performed involving a binary number stored as data values in memory cells of the memory array. One example might be accumulating (e.g., counting) a numeric quantity that is stored as a binary number in memory cells coupled to a column. As used herein, a column of memory cells refers to memory cells coupled to one, or a complementary pair, of data sense lines to which a sensing circuitry is coupled. Columns are often thought of as being arranged in a vertical orientation, but embodiments of apparatus for implementing the methods of the present disclosure are not limited to such orientations or linear configurations (e.g., a column may be configured in a “U” or other shape).

The capability to store a vector (e.g., binary number) in multiple columns of the memory array can be used to avoid accumulating numeric quantities stored in memory cells coupled to a same column. Arithmetic operations involving vectors representing a number can be costly in terms of time to complete since each arithmetic operation can take on the order of a number of row cycles linear with respect to the number of digits in the vector. As used herein, a row cycle refers to a number of clock cycles to move a data value from a memory cell in a row and operate thereon.

Since arithmetic operations involving a number stored in the sequencer can be achieved much faster, the capability to accumulate a value in the sequencer and then subsequently store the value from the sequencer to multiple columns of the array of memory cells can be a valuable operation to improve efficiency of higher-level arithmetic operations accomplished by a processor in memory apparatus. As is shown in greater detail with respect toFIGS. 5 and 6, the processor in memory apparatus of the present disclosure can include sensing circuitry associated with sense line(s) (e.g., columns). The sensing circuitry for multiple columns can operate in parallel involving data values stored in memory cells coupled to the sense line(s). Thus, it can be advantageous to store a vector in a column of memory cells (e.g., rather than a row) such that operations involving the vector can be implemented using the sensing circuitry coupled to the column. For example, the vector may represent a number, such as a count quantity or other numeric result.

Performing logical operations, in parallel, using the sensing circuitry coupled to columns of a memory array can be employed to rapidly and efficiently implement logical and/or arithmetic operations involving a vector stored in columns of the memory array.

Thus, a number of embodiments of the present disclosure can provide improved parallelism and/or reduced power consumption in association with performing compute functions as compared to previous systems including current processor in memory (PIM) systems and systems having an external processor (e.g., a processing resource located external from a memory array, such as on a separate integrated circuit chip). For instance, a number of embodiments can provide for performing fully complete compute functions such as integer add, subtract, multiply, divide, and CAM (content addressable memory) functions without transferring data out of the memory array and sensing circuitry via a bus (e.g., data bus, address bus, control bus), for instance. Such compute functions can involve performing a number of logical operations (e.g., logical functions such as AND, OR, NOT, NOR, NAND, XOR, etc.). However, embodiments are not limited to these examples. For instance, performing logical operations can include performing a number of non-Boolean logic operations such as copy, compare, delete, etc.

In previous approaches, data may be transferred from the array and sensing circuitry (e.g., via a bus comprising input/output (I/O) lines) to a processing resource such as a processor, microprocessor, and/or compute engine, which may comprise ALU circuitry and/or other functional unit circuitry configured to perform the appropriate logical operations. However, transferring data from a memory array and sensing circuitry to such processing resource(s) can involve significant power consumption. Even if the processing resource is located on a same chip as the memory array, significant power can be consumed in moving data out of the array to the compute circuitry, which can involve performing a sense line (which may be referred to herein as a digit line or data line) address access (e.g., firing of a column decode signal) in order to transfer data from sense lines onto I/O lines (e.g., local I/O lines), moving the data to the array periphery, and providing the data to the compute function.

Furthermore, the circuitry of the processing resource(s) (e.g., compute engine) may not conform to pitch rules associated with a memory array. For example, the cells of a memory array may have a 4F2or 6F2cell size, where “F” is a feature size corresponding to the cells. As such, the devices (e.g., logic gates) associated with ALU circuitry of current PIM systems may not be capable of being formed on pitch with the memory cells, which can affect chip size and/or memory density, for example. A number of embodiments of the present disclosure include sensing circuitry formed on pitch with memory cells of the array and capable of performing compute functions such as those described herein below.

FIG. 1is a block diagram of an apparatus in the form of a computing system100including a memory device120in accordance with a number of embodiments of the present disclosure. As used herein, a memory device120, a memory array130, and/or sensing circuitry150might also be separately considered an “apparatus.”

System100includes a host110coupled (e.g., connected) to memory device120, which includes a memory array130. Host110can be a host system such as a personal laptop computer, a desktop computer, a digital camera, a smart phone, or a memory card reader, among various other types of hosts. Host110can include a system motherboard and/or backplane and can include a number of processing resources (e.g., one or more processors, microprocessors, or some other type of controlling circuitry). The system100can include separate integrated circuits or both the host110and the memory device120can be on the same integrated circuit. The system100can be, for instance, a server system and/or a high performance computing (HPC) system and/or a portion thereof. Although the example shown inFIG. 1illustrates a system having a Von Neumann architecture, embodiments of the present disclosure can be implemented in non-Von Neumann architectures (e.g., a Turing machine), which may not include one or more components (e.g., CPU, ALU, etc.) often associated with a Von Neumann architecture.

For clarity, the system100has been simplified to focus on features with particular relevance to the present disclosure. The memory array130can be a DRAM array, SRAM array, STT RAM array, PCRAM array, TRAM array, RRAM array, NAND flash array, and/or NOR flash array, for instance. The array130can comprise memory cells arranged in rows coupled by access lines (which may be referred to herein as word lines or select lines) and columns coupled by sense lines (which may be referred to herein as data lines or digit lines). Although a single array130is shown inFIG. 1, embodiments are not so limited. For instance, memory device120may include a number of arrays130(e.g., a number of banks of DRAM cells, NAND flash cells, etc.).

The memory device120includes address circuitry142to latch address signals provided over an I/O bus156(e.g., a data bus) through I/O circuitry144. Address signals are received through address circuitry142and decoded by a row decoder146and a column decoder157to access the memory array130. Data can be read from memory array130by sensing voltage and/or current changes on the data lines using sensing circuitry150. The sensing circuitry150can read and latch a page (e.g., row) of data from the memory array130. The I/O circuitry144can be used for bi-directional data communication with host110over the I/O bus156. The write circuitry148is used to write data to the memory array130.

Controller140decodes signals provided by control bus154from the host110. These signals can include chip enable signals, write enable signals, and address latch signals that are used to control operations performed on the memory array130, including data read, data write, and data erase operations. In various embodiments, the controller140is responsible for executing instructions from the host110. The controller140can be a state machine, a sequencer, or some other type of controller.

The controller140can include a shift controller170that can control signals provided to, for instance, shift circuitry in association with performing data shifting as described further herein. For example, the shift controller170can control shifting data (e.g., right or left) in an array.

Examples of the sensing circuitry150are described further below. For instance, in a number of embodiments, the sensing circuitry150can comprise a number of sense amplifiers and a number of compute components, which may serve as, and be referred to herein as, an accumulator and can be used to perform logical operations (e.g., on data associated with complementary data lines).

In a number of embodiments, the sensing circuitry (e.g.,150) can be used to perform logical operations using data stored in array130as inputs and store the results of the logical operations back to the array130without transferring data via a sense line address access (e.g., without firing a column decode signal). As such, various compute functions can be performed using, and within, sensing circuitry150rather than (or in association with) being performed by processing resources external to the sensing circuitry (e.g., by a processor associated with host110and/or other processing circuitry, such as ALU circuitry, located on device120(e.g., on controller140or elsewhere)).

In various previous approaches, data associated with an operand, for instance, would be read from memory via sensing circuitry and provided to external ALU circuitry via I/O lines (e.g., via local I/O lines and/or global I/O lines). The external ALU circuitry could include a number of registers and would perform compute functions using the operands, and the result would be transferred back to the array via the I/O lines. In contrast, in a number of embodiments of the present disclosure, sensing circuitry (e.g.,150) is configured to perform logical operations on data stored in memory (e.g., array130) and store the result back to the memory without enabling an I/O line (e.g., a local I/O line) coupled to the sensing circuitry150. The sensing circuitry150can be formed on pitch with the memory cells of the array.

As such, in a number of embodiments, circuitry external to array130and sensing circuitry150is not needed to perform compute functions as the sensing circuitry150can perform the appropriate logical operations to perform such compute functions without the use of an external processing resource. Therefore, the sensing circuitry150may be used to compliment and/or to replace, at least to some extent, such an external processing resource (or at least the bandwidth consumption of such an external processing resource).

However, in a number of embodiments, the sensing circuitry150may be used to perform logical operations (e.g., to execute instructions) in addition to logical operations performed by an external processing resource (e.g., host110). For instance, host110and/or sensing circuitry150may be limited to performing only certain logical operations and/or a certain number of logical operations.

Enabling an I/O line can include enabling (e.g., turning on) a transistor having a gate coupled to a decode signal (e.g., a column decode signal) and a source/drain coupled to the I/O line. However, embodiments are not limited to not enabling an I/O line. For instance, in a number of embodiments, the sensing circuitry (e.g.,150) can be used to perform logical operations without enabling column decode lines of the array; however, the local I/O line(s) may be enabled in order to transfer a result to a suitable location other than back to the array (e.g., to an external register).

FIG. 2illustrates a mask arranged in a memory array in accordance with a number of embodiments of the present disclosure.FIG. 2shows an array of memory cells230. The memory cells can be arranged in the array230in rows (e.g., represented in a two-dimensional depiction as having a horizontal orientation) and columns4-0to234-7(e.g., represented in a two-dimensional depiction as having a vertical orientation).

The array230can include a logic stripe251, which can be a row of storage elements (e.g., latches and/or memory cells) used to track those columns to which a vector are to be stored. For example, a storage element in the logic stripe251can have a data value corresponding to a logic “0” in those columns that are not to have the vector stored therein, and a storage element in the logic stripe251can have a data value corresponding to a logic “1” in those columns that are to have the vector stored therein. A storage element of the logic stripe251can correspond to a particular column of the array230. The logic stripe251can be at least a portion of sensing circuitry (e.g., sensing circuitry150shown inFIG. 1or sensing circuitry550shown inFIG. 5). As such, the logic stripe251can comprise a number of sense amplifiers and compute components. Embodiments of the present disclosure are not so limited and correspondence between storage elements of the logic stripe251and columns of the array230can be established dynamically. For example, the vector can have origins external to the array230(e.g., the vector can be a register value such as a value from a register243of a control component241).

According to some embodiments of the present disclosure, the vector can be stored in a plurality of columns within a subarray235of the array230. The array230can include the subarray235and additional rows236and columns237not included in the subarray235. That is, the subarray235can include fewer than all of the memory cells of the array230. Although only one subarray235is shown inFIG. 2for simplicity in illustrating the present disclosure, embodiments are not so limited, and the array230can include a plurality of different subarrays235, as well as additional memory cells.

FIG. 2shows the array230including an indicator row252of memory cells storing a mask (e.g., data values indicative of those columns into which the vector will be stored). The indicator row252can be, for example, a temporary row, or a value stored in the sensing circuitry (e.g., stored in an accumulator or sense amp of the sensing circuitry). For example, data values in storage elements of the logic stripe251can be copied into memory cells of indicator row252.FIG. 2shows a starting row253of the subarray235being located adjacent to the indicator row252. However, embodiments of the present disclosure are not so limited and the indicator row252may, but need not be, located adjacent the subarray235and/or starting row253. The starting row253can be a reference location for storing the vector. For example, the least significant digit of the vector or the most significant digit of the vector can be stored in a memory cell in the starting row253.

FIG. 2also shows a control component241that is discrete from the array230. The control component241can be, for example, a sequencer. The control component241is shown inFIG. 1as element141. Although, inFIG. 1, the control component141is shown as being separate from controller140, the control component241can be part of (e.g., integrated with) a controller such as controller140shown inFIG. 1. The control component241can include a register243comprising a number of storage elements (e.g., a number of latches and/or memory cells) in which data values can be stored. The storage elements of register243can be arranged in an order so as to have a least significant digit245(e.g., least significant bit) and a most significant digit247. As such, the data values in the register243can represent a number (e.g., a binary number). The control component241can be utilized, for example, to implement counting operation and/or a result of mathematical operation(s), the register243storing a resulting number of such operations.

Embodiments are not limited to a particular number of rows in the subarray235. The number of rows in the subarray may be correlated to the size of a number (e.g., binary number) in a register243of a sequencer241that is to be stored in a column (e.g.,234-2and234-6). A binary number (e.g., “1101”) can be referred to as a B-digit value where B=4 digits to the binary value 1101.

During an operation to store a vector (e.g., register value) in a number of columns in the subarray235, the contents of those memory cells located within the subarray235, but not located in those columns to which the vector is to be stored, should not be disturbed. That is, it is desirable to store the vector in memory cells of certain columns within the subarray235without disturbing the contents of the other memory cells in the subarray235.

As shown inFIG. 2, the vector is to be stored in columns234-2and234-6, as indicated by having a data value of logic “1” stored in memory cells of indicator row252corresponding to those columns. Thus, according to some embodiments of the present disclosure, the data values in the memory cells in the columns of the subarray235to which the vector will be stored correspond to a logical “0.” According to some embodiments of the present disclosure, the data values in the memory cells in the columns of the subarray235to which the vector will be stored can be cleared (e.g., set to store a data value corresponding to a logic “0”) prior to storing the vector, as described further below.

FIG. 3illustrates storing a vector in multiple columns corresponding to a mask in accordance with a number of embodiments of the present disclosure. After the memory cells in the columns of the subarray to which a vector is to be stored are cleared,FIG. 3depicts an example method for storing the vector in multiple columns.FIG. 3shows the binary number “1101” initially stored in the register343of a sequencer341being stored in columns of the array330(e.g.,334-2and334-6). For example, the least significant digit of the vector (e.g.,245shown inFIG. 2) can be stored in the memory cells of a starting row353(e.g., row R) in each of the columns (e.g.,334-2and334-6) indicated to which the vector is to be stored, as shown by arrow338. Each data value of the vector can likewise be stored in a row of the subarray335of array330in the columns indicated for storing the vector (e.g., columns334-2and334-6). The row to which a particular data value is stored can be offset from the starting row by a same offset that the particular data value of the vector is offset (e.g., by an index i) from the least significant digit of the vector, which can be stored in the starting row353(e.g., row R). This process of successively storing data values of the vector can continue until the most significant digit (e.g.,247shown inFIG. 2) of the vector is stored in the subarray335, as indicated by arrow355As shown inFIG. 3, the binary number “1101” replaces the binary number “0000” in columns334-2and334-6.

That is, the process for storing data values of the vector can start with the least significant data value of the register value being stored in the starting row R (e.g., which can be adjacent to the indicator row), and proceed in an order for each data value of the vector until the most significant digit of the register value is stored in the subarray335(e.g., can be stored in a memory cell of the respective column furthest away from the starting row). However, embodiments of the present disclosure are not so limited and the process can be accomplished in many variations. For example, the vector can be stored with the most significant digit in the starting row R and the least significant digit of the register value being stored in the array in a row furthest away from the starting row R. Or, the register value can be stored in the array with the most significant digit being stored first, but in a row furthest away from the indicator and/or starting row R. The least significant digit of the register value can be stored in the array last, but in the starting row R located closest to the indicator row (e.g., row R−1), etc. Where a quantity of data values comprising the register value is known, the quantity can be used to determine a total row offset between the least significant digit and the most significant digit in the column to which the register value is stored.

According to various embodiments of the present disclosure, the following procedure can be used to implement storing a vector in multiple columns of a subarray (e.g., portion of the array330). The inputs to the procedure can be, for example, a B-digit value, V; a C-digit mask, M (where C is the number of columns in the subarray); and a row index, i, which can indicate a row where the first digit of V is to be stored. The B-digit value is an ordered collection of data values, V, which can be equivalently referred to herein as a value (e.g., register value) or vector. The value, V, can be stored in a register343(e.g., in a sequencer's341register file). The procedure described here can be used to copy the value, V, to one or more columns in the array of memory cells (e.g., to one or more columns (e.g.,334-2and334-6) in the subarray335).

The following description assumes that the mask has already been generated (e.g., in the logic stripe) and is stored in the indicator row352. The mask can be generated by various apparatus and methods, and generation of the mask is not limited to any particular apparatus or method. The mask can be stored in a row other than the rows used to store the value, V. For example, the mask can be stored in the indicator row of the array of memory cells330(e.g.,352shown inFIG. 3), which is shown as being the R−1 row of the subarray for reference. Alternatively or additionally, the mask can be stored in the sensing circuitry shown inFIG. 5(e.g., accumulator531, sense amplifier506) associated with each column of a subarray. In the mask, the digits corresponding to the columns to which a value, V, is to be stored are set to a particular data value (e.g., logic “1”), and the digits corresponding to the columns to which the value, V, is not to be stored are set to a different data value (e.g., logic “0”). The columns to which the value, V, is to be stored can be referred to as destination columns.

The following describes a method for storing the value, V, in the destination columns (e.g.,334-2and334-6in this example) with the least significant digit being stored in the memory cells of respective columns at row R, and the most significant digit being stored in the memory cells of respective columns at row R+B−1. Digits of the value, V, will be processed beginning from the least significant digit and ending with the most significant digit, as one example. However, as previously discussed, methods and apparatus of the present disclosure can implement different digit processing orders and/or correspondence between digits of the value, V, and rows of the array of memory cells.

According to various embodiments of the present disclosure, the mask, M, is stored in the indicator row and/or the logic stripe (e.g., sensing circuitry comprising accumulators and/or sense amplifiers). According to some embodiments of the present disclosure, the data values of the memory cells in the destination columns from row R to row R+B−1 are cleared. That is, the data values of the memory cells in the destination columns from row R to row R+B−1 are set to a particular data value. The data values of the memory cells in the destination columns from row R to row R+B−1 can be set to a data value that does not cause a logical OR involving that data value to be true due to that data value. For example, the data values of the memory cells in the destination columns from row R to row R+B−1 can be set to a logical “0” such that a logical OR will not be true (e.g., a logical “1”) due to the data value.

According to some embodiments, the data values of the memory cells in the destination columns from row R to row R+B−1 can be cleared without modifying (e.g., clearing) the existing data values in memory cells in the subarray in columns other than the destination columns. One method for initializing the data values of the memory cells in the destination columns from row R to row R+B−1 is to invert the mask, M, data value corresponding to each column in the subarray; storing it (e.g., in the array of memory cells or the sensing circuitry); and performing a logical AND using the inverted mask data value as one operand and the data value of a memory cell of a respective column as the other operand. This logical AND using the inverted mask data value is performed for each memory cell of a respective column from row R to row R+B−1. The result of the logical AND using the inverted mask data value is stored back to the memory cell from which the operand of the logical AND came.

For destination columns, the inverted mask data value is a logical “0” so that the result of the logical AND will always be a logical “0,” which will effectively clear the data values in all the memory cells of the destination columns from row R to row R+B−1. The inverted mask data value is a logical “1” for columns of the subarray other than the destination columns, so the result of the logical AND operation will depend on the value of the second operand of the logical AND (e.g., the data value in each memory cell in columns other than the destination columns from row R to row R+B−1). The same data value as the operand data value will result from the logical AND operation. In this manner, the data values in the memory cells of the destination columns will be cleared from row R to row R+B−1, and the data values in the memory cells of the other columns will not be changed. If necessary after clearing the memory cells of the destination columns, the inverted mask data values can be re-inverted to recover the mask, M.

An index, “i,” where “i” ranges from 0 to B−1 (e.g., where B is the quantity of digits in the value, V) can be used to control the iterative process described herein. After the memory cells of the destination columns are cleared, index, i, can be set to 0 corresponding to the least significant digit of the value, V, and corresponding to the starting row of the subarray (e.g., row R). For each value of the index, i, if the digit of the value, V, is a logical “0”, the index can be incremented with no further operation on data values since the data value in the subarray in a destination column and the R+ith row was pre-set to a logical “0” by clearing the destination columns described above.

For each value of the index, i, if the digit of the value, V, is a logical “1”, a logical OR is performed involving the data value of the mask corresponding to a particular column and the data value stored in the memory cell corresponding to the R+ith row, with the result being stored back in the memory cell corresponding to the R+ith row. This logical OR operation can be performed in the sensing circuitry corresponding to each respective column. As such, the logical OR operation is performed in parallel in the sensing circuitry for each column, including destination columns and columns other than destination columns. However, because the data value of the mask for columns other than destination columns is a logical “0,” the result of the logical OR operation will depend only on the data value in the memory cell corresponding to the R+ith row. Therefore, in columns other than destination columns the same data value will be stored back to the memory cell corresponding to the R+ith row. If the data value was a logical “0” the result of the logical OR operation is also a logical “0,” and if the data value was a logical “1” the result of the logical OR operation is also a logical “1.”

The digit of the mask for each of the destination columns is a logical “1”; therefore, the result of the logical OR operation will always be a logical “1,” which is written back to in the memory cell corresponding to the R+ith row. Recall, performing the logical OR operation only occurs when the ith digit of the value, V, is a logical “1,” so the effect is to write a logical “1” to memory cells in the destination columns to the memory cell corresponding to the R+ith row, and to write back the same data values to the memory cell corresponding to the R+ith row in other than destination columns. According to various embodiments, the data value of the mask can be loaded into the accumulator531of the sensing circuitry550(e.g., in Row X or Y shown inFIG. 5), and the data value of the memory cell corresponding to the R+ith row can be loaded into the sense amplifier of the sensing circuitry, with the logical OR operation being performed within the sensing circuitry for each column.

After the logical OR operation is performed and the result written back to the memory cell corresponding to the R+ith row, the index can be incremented and the analysis repeated iteratively for all the digits of the value, V, through the most significant digit of the value, V (e.g., i=B−1), at which the iterative process can be terminated.

As mentioned above, the only activity that is performed when a digit of the value, V, is a logical “0’ is to increment the index (accomplished by a shift and write back to the register file), which can be accomplished in at most two clock cycles. By way of example and not by way of limitation, in some DRAM processes, two clock cycles have a duration of approximately 8 nS. Likewise when a digit of the value, V, is a logical “1,” the logical OR operation between a data value stored in a memory cell corresponding to a row and the data value of the mask residing in the sensing circuitry can be accomplished in approximately 60 nS. In a worst case in this scenario, all the digits of the value, V, are a logical “1” value and the logical OR operation could be performed with each iteration of the index, i. However, since these logical OR operations are performed in parallel for each column, the time to write the entire value, V, to any number of columns (e.g., 1 or all in a subarray) is still linear with respect to the width of the value, V (e.g., linear with respect to B).

FIG. 4illustrates a circuit for storing a data value in multiple columns of a memory array in accordance with a number of embodiments of the present disclosure.FIG. 4shows one example embodiment of circuitry associated with architecture of a sequencer441that can implement the above-described methodology. The sequencer441can be located, for example, in the periphery of the array of memory cells on the same chip. The sequencer441shown inFIG. 4includes the register443, which can be similar to register243shown inFIGS. 2 and 343shown inFIG. 3, and which can store one or more data values corresponding to a number.

The sequencer can include a shift control469, (e.g., shift right, shift left) the output of which can be configured to reference (e.g., select) a different data value in the register443. The shift control469can have several inputs including a first input472that is asserted whenever a data value of a selected digit in the register443has a logic “0’ value BIT0. As discussed above, no further action is performed (e.g., a logical OR operation is not performed in the sensing circuitry) when the data value of a digit of the value, V, is a logic “0” except the shift control is activated to select a next digit of the value, V. The shift control469can have a second input474(EN), “Enable,” that is asserted by an output from NAND475. The second input474is asserted through NAND gate475whenever the data value of a selected digit in the register443is not a logic “0’ (e.g., is a logic “1”) and a control digit473from the control code memory471is also not a logic “0” (indicative that the logical OR operation is complete and result is stored back to the memory cell at the appropriate row, as previously described above).

The sequencer441shown inFIG. 4includes a Row Address Select (RAS) Enable output476that is configured to fire a row when the data value of a selected digit (which inFIG. 4is the LSB) in the register443has a logic “1’ value. The sequencer441shown inFIG. 4also includes a Row Address Select (RAS) output480, which selects a particular row of the array of memory cells. The RAS output480can be the output of gate479, which adds the row address494and counter478values.

The RAS output480can be a row address determined from a reference row address (e.g., R) and an offset. Inputs to gate479include a row address (e.g., the reference row address) from row address494, which can be the address of row R, which is loaded from the command FIFO492(i.e., first in first out queue). The row offset can be stored in counter478, and can function as the index, i, previously discussed above. The counter478can be incremented via an output482of gate481, which can combine the present counter value plus 1. The counter can be reset (e.g., back to 0 or 1 depending on the reference row address) via invert gate477from the control digit473(indicative that the logical OR operation is complete and result is stored back to the memory cell at the appropriate row, as previously described above).

Control code memory471can store instructions (e.g., logical and/or microcode) that when executed can control operation of the sequencer441and/or the sensing circuitry, among others. An instruction pointer IP486can select a particular portion of the instructions stored in the control code memory471. The instruction pointer IP486can be selected via multiplexer485, which can have inputs including a starting address484and an output488of gate487. Gate487can be configured to combine the present instruction pointer value from instruction pointer486and the output of AND gate483, which can be either a logical “1” (to increment the instruction pointer value) or a logical “0” (to maintain the present instruction pointer value). The output of AND gate483is a logical “1” whenever the data value of a selected digit in the register443has a logic “1’ value (for which the logical OR operation and storing result is to be performed) and the control digit473from the control code memory471is also a logic “1” (indicative that the logical OR and storing operations are not yet complete). The code memory471can have an output489, which can provide an address (e.g., starting address) of logical and/or microcode to the ATTO operation chain, for example, to control performance of the logical OR operation and storing the result back to the memory cell of the appropriate row (e.g., from which an operand of the logical OR operation was obtained).

FIG. 5is a schematic diagram illustrating sensing circuitry in accordance with a number of embodiments of the present disclosure. A memory cell comprises a storage element (e.g., capacitor) and an access device (e.g., transistor). For instance, transistor502-1and capacitor503-1comprises a memory cell, and transistor502-2and capacitor503-2comprises a memory cell, etc. In this example, the memory array530is a DRAM array of 1T1C (one transistor one capacitor) memory cells. In a number of embodiments, the memory cells may be destructive read memory cells (e.g., reading the data stored in the cell destroys the data such that the data originally stored in the cell is refreshed after being read). The cells of the memory array530are arranged in rows coupled by word lines504-X (Row X),504-Y (Row Y), etc., and columns coupled by pairs of complementary data lines DIGIT(n−1)/DIGIT(n−1)_, DIGIT(n)/DIGIT(n)_, DIGIT(n+1)/DIGIT(n+1)_. The individual data lines corresponding to each pair of complementary data lines can also be referred to as data lines505-1(D) and505-2(D_) respectively. Although only three pair of complementary data lines are shown inFIG. 5, embodiments of the present disclosure are not so limited, and an array of memory cells can include additional columns of memory cells and/or data lines (e.g., 4,096, 8,192, 6,384, etc.).

Memory cells can be coupled to different data lines and/or word lines. For example, a first source/drain region of a transistor502-1can be coupled to data line505-1(D), a second source/drain region of transistor502-1can be coupled to capacitor503-1, and a gate of a transistor502-1can be coupled to word line504-Y. A first source/drain region of a transistor502-2can be coupled to data line505-2(D_), a second source/drain region of transistor502-2can be coupled to capacitor503-2, and a gate of a transistor502-2can be coupled to word line504-X. The cell plate, as shown inFIG. 5, can be coupled to each of capacitors503-1and503-2. The cell plate can be a common node to which a reference voltage (e.g., ground) can be applied in various memory array configurations.

The memory array530is coupled to sensing circuitry550in accordance with a number of embodiments of the present disclosure. In this example, the sensing circuitry550comprises a sense amplifier506and a compute component531corresponding to respective columns of memory cells (e.g., coupled to respective pairs of complementary data lines). The sense amplifier506can comprise a cross coupled latch, which can be referred to herein as a primary latch. The sense amplifier506can be configured, for example, as described with respect toFIG. 6.

In the example illustrated inFIG. 5, the circuitry corresponding to compute component531comprises a static latch564and an additional ten transistors that implement, among other things, a dynamic latch. The dynamic latch and/or static latch of the compute component531can be collectively referred to herein as a secondary latch, which can serve as an accumulator. As such, the compute component531can operate as and/or be referred to herein as an accumulator. The compute component531can be coupled to each of the data lines D505-1and D—505-2as shown inFIG. 5. However, embodiments are not limited to this example. The transistors of compute component531can all be re-channel transistors (e.g., NMOS transistors), for example.

In this example, data line D505-1can be coupled to a first source/drain region of transistors516-1and539-1, as well as to a first source/drain region of load/pass transistor518-1. Data line D—505-2can be coupled to a first source/drain region of transistors516-2and539-2, as well as to a first source/drain region of load/pass transistor518-2.

The gates of load/pass transistor518-1and518-2can be commonly coupled to a LOAD control signal, or respectively coupled to a PASSD/PASSDB control signal, as discussed further below. A second source/drain region of load/pass transistor518-1can be directly coupled to the gates of transistors516-1and539-2. A second source/drain region of load/pass transistor518-2can be directly coupled to the gates of transistors516-2and539-1.

A second source/drain region of transistor516-1can be directly coupled to a first source/drain region of pull-down transistor514-1. A second source/drain region of transistor539-1can be directly coupled to a first source/drain region of pull-down transistor507-1. A second source/drain region of transistor516-2can be directly coupled to a first source/drain region of pull-down transistor514-2. A second source/drain region of transistor539-2can be directly coupled to a first source/drain region of pull-down transistor507-2. A second source/drain region of each of pull-down transistors507-1,507-2,514-1, and514-2can be commonly coupled together to a reference voltage line591-1(e.g., ground (GND)). A gate of pull-down transistor507-1can be coupled to an AND control signal line, a gate of pull-down transistor514-1can be coupled to an ANDinv control signal line513-1, a gate of pull-down transistor514-2can be coupled to an ORinv control signal line513-2, and a gate of pull-down transistor507-2can be coupled to an OR control signal line.

The gate of transistor539-1can be referred to as node S1, and the gate of transistor539-2can be referred to as node S2. The circuit shown inFIG. 5stores accumulator data dynamically on nodes S1and S2. Activating the LOAD control signal causes load/pass transistors518-1and518-2to conduct, and thereby load complementary data onto nodes S1and S2. The LOAD control signal can be elevated to a voltage greater than VDDto pass a full VDDlevel to S1/S2. However, elevating the LOAD control signal to a voltage greater than VDDis optional, and functionality of the circuit shown inFIG. 5is not contingent on the LOAD control signal being elevated to a voltage greater than VDD.

The configuration of compute component531shown inFIG. 5has the benefit of balancing the sense amplifier for functionality when the pull-down transistors507-1,507-2,514-1, and514-2are conducting before the sense amplifier506is fired (e.g., during pre-seeding of the sense amplifier506). As used herein, firing the sense amplifier506refers to enabling the sense amplifier506to set the primary latch and subsequently disabling the sense amplifier506to retain the set primary latch. Performing logical operations after equilibration is disabled (in the sense amp), but before the sense amplifier fires, can save power usage because the latch of the sense amplifier does not have to be “flipped” using full rail voltages (e.g., VDD, GND).

Inverting transistors can pull-down a respective data line in performing certain logical operations. For example, transistor516-1(having a gate coupled to S2of the dynamic latch) in series with transistor514-1(having a gate coupled to an ANDinv control signal line513-1) can be operated to pull-down data line505-1(D), and transistor516-2(having a gate coupled to S1of the dynamic latch) in series with transistor514-2(having a gate coupled to an ANDinv control signal line513-2) can be operated to pull-down data line505-2(D_).

The latch564can be controllably enabled by coupling to an active negative control signal line512-1(ACCUMB) and an active positive control signal line512-2(ACCUM) rather than be configured to be continuously enabled by coupling to ground and VDD. In various embodiments, load/pass transistors508-1and508-2can each having a gate coupled to one of a LOAD control signal or a PASSD/PASSDB control signal.

According to some embodiments, the gates of load/pass transistors518-1and518-2can be commonly coupled to a LOAD control signal. In the configuration where the gates of load/pass transistors518-1and518-2are commonly coupled to the LOAD control signal, transistors518-1and518-2can be load transistors. Activating the LOAD control signal causes the load transistors to conduct, and thereby load complementary data onto nodes S1and S2. The LOAD control signal can be elevated to a voltage greater than VDDto pass a full VDDlevel to S1/S2. However, the LOAD control signal need not be elevated to a voltage greater than VDDis optional, and functionality of the circuit shown inFIG. 5is not contingent on the LOAD control signal being elevated to a voltage greater than VDD.

According to some embodiments, the gate of load/pass transistor518-1can be coupled to a PASSD control signal, and the gate of load/pass transistor518-2can be coupled to a PASSDb control signal. In the configuration where the gates of transistors518-1and518-2are respectively coupled to one of the PASSD and PASSDb control signals, transistors518-1and518-2can be pass transistors. Pass transistors can be operated differently (e.g., at different times and/or under different voltage/current conditions) than load transistors. As such, the configuration of pass transistors can be different than the configuration of load transistors.

Load transistors are constructed to handle loading associated with coupling data lines to the local dynamic nodes S1and S2, for example. Pass transistors are constructed to handle heavier loading associated with coupling data lines to an adjacent accumulator (e.g., through the shift circuitry523, as shown inFIG. 5). According to some embodiments, load/pass transistors518-1and518-2can be configured to accommodate the heavier loading corresponding to a pass transistor but be coupled and operated as a load transistor. Load/pass transistors518-1and518-2configured as pass transistors can also be utilized as load transistors. However, load/pass transistors518-1and518-2configured as load transistors may not be capable of being utilized as pass transistors.

In a number of embodiments, the compute component531, including the latch564, can comprise a number of transistors formed on pitch with the transistors of the corresponding memory cells of an array (e.g., array530shown inFIG. 5) to which they are coupled, which may conform to a particular feature size (e.g., 4F2, 6F2, etc.). According to various embodiments, latch564includes four transistors508-1,508-2,509-1, and509-2coupled to a pair of complementary data lines D505-1and D_505-2through load/pass transistors518-1and518-2. However, embodiments are not limited to this configuration. The latch564can be a cross coupled latch (e.g., gates of a pair of transistors, such as n-channel transistors (e.g., NMOS transistors)509-1and509-2are cross coupled with the gates of another pair of transistors, such as p-channel transistors (e.g., PMOS transistors)508-1and508-2). As described further herein, the cross coupled latch564can be referred to as a static latch.

The voltages or currents on the respective data lines D and D—can be provided to the respective latch inputs517-1and517-2of the cross coupled latch564(e.g., the input of the secondary latch). In this example, the latch input517-1is coupled to a first source/drain region of transistors508-1and509-1as well as to the gates of transistors508-2and509-2. Similarly, the latch input517-2can be coupled to a first source/drain region of transistors508-2and509-2as well as to the gates of transistors508-1and509-1.

In this example, a second source/drain region of transistor509-1and509-2is commonly coupled to a negative control signal line512-1(e.g., ground (GND) or ACCUMB control signal similar to control signal RnIF shown inFIG. 6with respect to the primary latch). A second source/drain region of transistors508-1and508-2is commonly coupled to a positive control signal line512-2(e.g., VDDor ACCUM control signal similar to control signal ACT shown inFIG. 6with respect to the primary latch). The positive control signal512-2can provide a supply voltage (e.g., VDD) and the negative control signal512-1can be a reference voltage (e.g., ground) to enable the cross coupled latch564. According to some embodiments, the second source/drain region of transistors508-1and508-2are commonly coupled directly to the supply voltage (e.g., VDD), and the second source/drain region of transistor509-1and509-2are commonly coupled directly to the reference voltage (e.g., ground) so as to continuously enable latch564.

The enabled cross coupled latch564operates to amplify a differential voltage between latch input517-1(e.g., first common node) and latch input517-2(e.g., second common node) such that latch input517-1is driven to either the activated positive control signal voltage (e.g., VDD) or the activated negative control signal voltage (e.g., ground), and latch input517-2is driven to the other of the activated positive control signal voltage (e.g., VDD) or the activated negative control signal voltage (e.g., ground).

FIG. 6is a schematic diagram illustrating a portion of sensing circuitry in accordance with a number of embodiments of the present disclosure. According to various embodiments, sense amplifier606(e.g., corresponding to sense amplifier506shown inFIG. 5) can comprise a cross coupled latch. However, embodiments of the sense amplifier606are not limited to a cross coupled latch. As an example, the sense amplifier606can be current-mode sense amplifier and/or single-ended sense amplifier (e.g., sense amplifier coupled to one data line). Also, embodiments of the present disclosure are not limited to a folded data line architecture.

In a number of embodiments, a sense amplifier (e.g.,606) can comprise a number of transistors formed on pitch with the transistors of the corresponding compute component631and/or the memory cells of an array (e.g.,530shown inFIG. 5) to which they are coupled, which may conform to a particular feature size (e.g., 4F2, 6F2, etc.). The sense amplifier606comprises a latch615including four transistors coupled to a pair of complementary data lines D605-1and D—605-2. The latch615can be a cross coupled latch (e.g., gates of a pair of transistors, such as n-channel transistors (e.g., NMOS transistors)627-1and627-2are cross coupled with the gates of another pair of transistors, such as p-channel transistors (e.g., PMOS transistors)629-1and629-2). As described further herein, the latch615comprising transistors627-1,627-2,629-1, and629-2can be referred to as a primary latch. However, embodiments are not limited to this example.

The voltages or currents on the respective data lines D and D—can be provided to the respective latch inputs633-1and633-2of the cross coupled latch615(e.g., the input of the secondary latch). In this example, the latch input633-1is coupled to a first source/drain region of transistors627-1and629-1as well as to the gates of transistors627-2and629-2. Similarly, the latch input633-2can be coupled to a first source/drain region of transistors627-2and629-2as well as to the gates of transistors627-1and629-1. The compute component633(e.g., serving as an accumulator) can be coupled to latch inputs633-1and633-2of the cross coupled latch615as shown; however, embodiments are not limited to the example shown inFIG. 6.

In this example, a second source/drain region of transistor627-1and627-2is commonly coupled to an active negative control signal628(RnIF) A second source/drain region of transistors629-1and629-2is commonly coupled to an active positive control signal690(ACT). The ACT signal690can be a supply voltage (e.g., VDD) and the RnIF signal can be a reference voltage (e.g., ground). Activating signals628and690enables the cross coupled latch615.

The enabled cross coupled latch615operates to amplify a differential voltage between latch input633-1(e.g., first common node) and latch input633-2(e.g., second common node) such that latch input633-1is driven to one of the ACT signal voltage and the RnIF signal voltage (e.g., to one of VDDand ground), and latch input633-2is driven to the other of the ACT signal voltage and the RnIF signal voltage (shown as RNL* inFIG. 13).

The sense amplifier606can also include circuitry configured to equilibrate the data lines D and D—(e.g., in association with preparing the sense amplifier for a sensing operation). In this example, the equilibration circuitry comprises a transistor624having a first source/drain region coupled to a first source/drain region of transistor625-1and data line D605-1. A second source/drain region of transistor624can be coupled to a first source/drain region of transistor625-2and data line D—605-2. A gate of transistor624can be coupled to gates of transistors625-1and625-2.

The second source drain regions of transistors625-1and625-2are coupled to an equilibration voltage638(e.g., VDD/2), which can be equal to VDD/2, where VDDis a supply voltage associated with the array. The gates of transistors624,625-1, and625-2can be coupled to control signal626(EQ). As such, activating EQ enables the transistors624,625-1, and625-2, which effectively shorts data line D to data line D—such that the data lines D and D—are equilibrated to equilibration voltage VDD/2. According to various embodiments of the present disclosure, a number of logical operations can be performed using the sense amplifier, and storing the result in the compute component (e.g., serving as an accumulator).

As shown inFIG. 5, the sense amplifier506and the compute component531can be coupled to the array530via shift circuitry523. In this example, the shift circuitry523comprises a pair of isolation devices (e.g., isolation transistors521-1and521-2) coupled to data lines505-1(D) and505-2(D_), respectively). The isolation transistors521-1and521-2are coupled to a control signal522(NORM) that, when activated, enables (e.g., turns on) the isolation transistors521-1and521-2to couple the corresponding sense amplifier506and compute component531to a corresponding column of memory cells (e.g., to a corresponding pair of complementary data lines505-1(D) and505-2(D_)). According to various embodiments, conduction of isolation transistors521-1and521-2can be referred to as a “normal” configuration of the shift circuitry523.

In the example illustrated inFIG. 5, the shift circuitry523includes another (e.g., a second) pair of isolation devices (e.g., isolation transistors521-3and521-4) coupled to a complementary control signal519(SHIFT), which can be activated, for example, when NORM is deactivated. The isolation transistors521-3and521-4can be operated (e.g., via control signal519) such that a particular sense amplifier506and compute component531are coupled to a different pair of complementary data lines (e.g., a pair of complementary data lines different than the pair of complementary data lines to which isolation transistors521-1and521-2couple the particular sense amplifier506and compute component531), or can couple a particular sense amplifier506and compute component531to another memory array (and isolate the particular sense amplifier506and compute component531from a first memory array). According to various embodiments, the shift circuitry523can be arranged as a portion of (e.g., within) the sense amplifier506, for instance.

Although the shift circuitry523shown inFIG. 5includes isolation transistors521-1and521-2used to couple particular sensing circuitry550(e.g., a particular sense amplifier506and corresponding compute component531) to a particular pair of complementary data lines505-1(D) and505-2(D_) (e.g., DIGIT(n) and DIGIT(n)_) and isolation transistors521-3and521-4are arranged to couple the particular sensing circuitry550to an adjacent pair of complementary data lines in one particular direction (e.g., adjacent data lines DIGIT(n+1) and DIGIT(n+1)_ shown to the right inFIG. 5), embodiments of the present disclosure are not so limited. For instance, shift circuitry can include isolation transistors521-1and521-2used to couple particular sensing circuitry to a particular pair of complementary data lines (e.g., DIGIT(n) and DIGIT(n)_ and isolation transistors521-3and521-4arranged so as to be used to couple the particular sensing circuitry to an adjacent pair of complementary data lines in another particular direction (e.g., adjacent data lines DIGIT(n−1) and DIGIT(n−1)_ shown to the left inFIG. 5).

Embodiments of the present disclosure are not limited to the configuration of shift circuitry523shown inFIG. 5. In a number of embodiments, shift circuitry523such as that shown inFIG. 5can be operated (e.g., in conjunction with sense amplifiers506and compute components531) in association with performing compute functions such as adding and subtracting functions without transferring data out of the sensing circuitry550via an I/O line (e.g., local I/O line (IO/IO_)), for instance.

Although not shown inFIG. 5, each column of memory cells can be coupled to a column decode line that can be enabled to transfer, via local I/O line, a data value from a corresponding sense amplifier506and/or compute component531to a control component external to the array such as an external processing resource (e.g., host processor and/or other functional unit circuitry). The column decode line can be coupled to a column decoder (e.g., column decoder). However, as described herein, in a number of embodiments, data need not be transferred via such I/O lines to perform logical operations in accordance with embodiments of the present disclosure. In a number of embodiments, shift circuitry523can be operated in conjunction with sense amplifiers506and compute components531to perform compute functions such as adding and subtracting functions without transferring data to a control component external to the array, for instance.

The sensing circuitry550can be operated in several modes to perform logical operations, including a first mode in which a result of the logical operation is initially stored in the compute component531, and a second mode in which a result of the logical operation is initially stored in the sense amplifier506. Operation of the sensing circuitry550in the first mode is described in association with the timing diagrams shown inFIGS. 9-12(with the dynamic latch of the compute component531operating together with the state static latch564of the compute component531). Operation of the sensing circuitry550in the second mode is described below with respect toFIGS. 7 and 8. Additionally with respect to the second operating mode, sensing circuitry550can be operated in both pre-sensing (e.g., sense amps fired before logical operation control signal active) and post-sensing (e.g., sense amps fired after logical operation control signal active) modes with a result of a logical operation being initially stored in the sense amplifier506.

As described further below, the sense amplifier506can, in conjunction with the compute component531, be operated to perform various logical operations using data from an array as input. In a number of embodiments, the result of a logical operation can be stored back to the array without transferring the data via a data line address access (e.g., without firing a column decode signal such that data is transferred to circuitry external from the array and sensing circuitry via local I/O lines). As such, a number of embodiments of the present disclosure can enable performing logical operations and compute functions associated therewith using less power than various previous approaches. Additionally, since a number of embodiments eliminate the need to transfer data across I/O lines in order to perform compute functions (e.g., between memory and discrete processor), a number of embodiments can enable an increased parallel processing capability as compared to previous approaches.

The functionality of the sensing circuitry550ofFIG. 5is described below and summarized in Table 2 below with respect to performing logical operations and initially storing a result in the sense amplifier506. Initially storing the result of a particular logical operation in the primary latch of sense amplifier506can provide improved versatility as compared to previous approaches in which the result may initially reside in a secondary latch (e.g., serving as an accumulator) of a compute component531, and then be subsequently transferred to the sense amplifier506, for instance.

Initially storing the result of a particular operation in the sense amplifier506(e.g., without having to perform an additional operation to move the result from the compute component531(e.g., serving as an accumulator) to the sense amplifier506) is advantageous because, for instance, the result can be written to a row (of the array of memory cells) or back into the accumulator without performing a precharge cycle (e.g., on the complementary data lines505-1(D) and/or505-2(D_)).

FIG. 7illustrates a timing diagram associated with performing a number of logical operations using sensing circuitry in accordance with a number of embodiments of the present disclosure.FIG. 7illustrates a timing diagram associated with initiating an AND logical operation on a first operand and a second operand. In this example, the first operand is stored in a memory cell coupled to a first access line (e.g., ROW X) and the second operand is stored in a memory cell coupled to a second access line (e.g., ROW Y). Although the example refers to performing an AND on data stored in cells corresponding to one particular column, embodiments are not so limited. For instance, an entire row of data values can be ANDed, in parallel, with a different row of data values. For example, if an array comprises 2,048 columns, then 2,048 AND operations could be performed in parallel.

FIG. 7illustrates a number of control signals associated with operating sensing circuitry (e.g.,550) to perform the AND logical operation. “EQ” corresponds to an equilibrate signal applied to the sense amplifier506, “ROW X” corresponds to an enabling signal applied to access line504-X, “ROW Y” corresponds to an enabling signal applied to access line504-Y, “Act” and “RnIF” correspond to a respective active positive and negative control signal applied to the sense amplifier506, “LOAD” corresponds to a load control signal (e.g., LOAD/PASSD and LOAD/PASSDb shown inFIG. 5), and “AND” corresponds to the AND control signal shown inFIG. 5.FIG. 7also illustrates the waveform diagrams showing the signals (e.g., voltage signals) on the digit lines D and D corresponding to sense amplifier506and on the nodes S1and S2corresponding to the compute component531(e.g., serving as an accumulator) during an AND logical operation for the various data value combinations of the Row X and Row Y data values (e.g., diagrams correspond to respective data value combinations 00, 10, 01, 11). The particular timing diagram waveforms are discussed below with respect to the pseudo code associated with an AND operation of the circuit shown inFIG. 5.

An example of pseudo code associated with loading (e.g., copying) a first data value stored in a cell coupled to row504-X into the accumulator can be summarized as follows:

Copy Row X into the Accumulator:Deactivate EQOpen Row XFire Sense Amps (after which Row X data resides in the sense amps)Activate LOAD (sense amplifier data (Row X) is transferred to nodesS1 and S2 of the Accumulator and resides there dynamically)Deactivate LOADClose Row XPrecharge

In the pseudo code above, “Deactivate EQ” indicates that an equilibration signal (EQ signal shown inFIG. 7) corresponding to the sense amplifier506is disabled at t1as shown inFIG. 7(e.g., such that the complementary data lines (e.g.,505-1(D) and505-2(D_) are no longer shorted to VDD/2). After equilibration is disabled, a selected row (e.g., ROW X) is enabled (e.g., selected, opened such as by activating a signal to select a particular row) as indicated by “Open Row X” in the pseudo code and shown at t2for signal Row X inFIG. 7. When the voltage signal applied to ROW X reaches the threshold voltage (Vt) of the access transistor (e.g.,502-2) corresponding to the selected cell, the access transistor turns on and couples the data line (e.g.,505-2(D_)) to the selected cell (e.g., to capacitor503-2) which creates a differential voltage signal between the data lines.

After Row X is enabled in the pseudo code above, “Fire Sense Amps” indicates that the sense amplifier506is enabled to set the primary latch and subsequently disabled. For example, as shown at t3inFIG. 7, the ACT positive control signal (e.g.,690shown inFIG. 6) goes high and the RnIF negative control signal (e.g.,628shown inFIG. 6) goes low, which amplifies the differential signal between505-1(D) and D—505-2, resulting in a voltage (e.g., VDD) corresponding to a logic 1 or a voltage (e.g., GND) corresponding to a logic 0 being on data line505-1(D) (and the voltage corresponding to the other logic state being on complementary data line505-2(D_)). The sensed data value is stored in the primary latch of sense amplifier506. The primary energy consumption occurs in charging the data lines (e.g.,505-1(D) or505-2(D_)) from the equilibration voltage VDD/2 to the rail voltage VDD.

The four sets of possible sense amplifier and accumulator signals illustrated inFIG. 7(e.g., one for each combination of Row X and Row Y data values) shows the behavior of signals on data lines D and D_. The Row X data value is stored in the primary latch of the sense amp. It should be noted thatFIG. 5shows that the memory cell including storage element502-2, corresponding to Row X, is coupled to the complementary data line D_, while the memory cell including storage element502-1, corresponding to Row Y, is coupled to data line D. However, as can be seen inFIG. 5, the charge stored in memory cell502-2(corresponding to Row X) corresponding to a “0” data value causes the voltage on data line D—(to which memory cell502-2is coupled) to go high and the charge stored in memory cell502-2corresponding to a “1” data value causes the voltage on data line D—to go low, which is opposite correspondence between data states and charge stored in memory cell502-2, corresponding to Row Y, that is coupled to data line D. These differences in storing charge in memory cells coupled to different data lines is appropriately accounted for when writing data values to the respective memory cells.

After firing the sense amps, in the pseudo code above, “Activate LOAD” indicates that the LOAD control signal goes high as shown at t4inFIG. 7, causing load/pass transistors518-1and518-2to conduct. In this manner, activating the LOAD control signal enables the secondary latch in the accumulator of the compute component531. The sensed data value stored in the sense amplifier506is transferred (e.g., copied) to the secondary latch. As shown for each of the four sets of possible sense amplifier and accumulator signals illustrated inFIG. 7, the behavior at inputs of the secondary latch of the accumulator indicates the secondary latch is loaded with the Row X data value. As shown inFIG. 7, the secondary latch of the accumulator may flip (e.g., see accumulator signals for Row X=“0” and Row Y=“0” and for Row X=“1” and Row Y=“0”), or not flip (e.g., see accumulator signals for Row X=“0” and Row Y=“1” and for Row X=“1” and Row Y=“1”), depending on the data value previously stored in the dynamic latch.

After setting the secondary latch from the data values stored in the sense amplifier (and present on the data lines505-1(D) and505-2(D_), in the pseudo code above, “Deactivate LOAD” indicates that the LOAD control signal goes back low as shown at t5inFIG. 7to cause the load/pass transistors518-1and518-2to stop conducting and thereby isolate the dynamic latch from the complementary data lines. However, the data value remains dynamically stored in secondary latch of the accumulator.

After storing the data value on the secondary latch, the selected row (e.g., ROW X) is disabled (e.g., deselected, closed such as by deactivating a select signal for a particular row) as indicated by “Close Row X” and indicated at t6inFIG. 7, which can be accomplished by the access transistor turning off to decouple the selected cell from the corresponding data line. Once the selected row is closed and the memory cell is isolated from the data lines, the data lines can be precharged as indicated by the “Precharge” in the pseudo code above. A precharge of the data lines can be accomplished by an equilibrate operation, as indicated inFIG. 7by the EQ signal going high at t7. As shown in each of the four sets of possible sense amplifier and accumulator signals illustrated inFIG. 7at t7, the equilibrate operation causes the voltage on data lines D and D—to each return to VDD/2. Equilibration can occur, for instance, prior to a memory cell sensing operation or the logical operations (described below).

A subsequent operation phase associated with performing the AND or the OR operation on the first data value (now stored in the sense amplifier506and the secondary latch of the compute component531) and the second data value (stored in a memory cell502-1coupled to Row Y504-Y) includes performing particular steps which depend on the whether an AND or an OR is to be performed. Examples of pseudo code associated with “ANDing” and “ORing” the data value residing in the accumulator (e.g., the first data value stored in the memory cell502-2coupled to Row X504-X) and the second data value (e.g., the data value stored in the memory cell502-1coupled to Row Y504-Y) are summarized below. Example pseudo code associated with “ANDing” the data values can include:

Deactivate EQOpen Row YFire Sense Amps (after which Row Y data resides in the sense amps)Close Row YThe result of the logic operation, in the next operation, will be placedon the sense amp, which will overwrite any row that is active.Even when Row Y is closed, the sense amplifier still contains theRow Y data value.Activate ANDThis results in the sense amplifier being written to the value of thefunction (e.g., Row X AND Row Y)If the accumulator contains a “0” (i.e., a voltage corresponding to a“0” on node S2 and a voltage corresponding to a “1” on node S1),the sense amplifier data is written to a “0”If the accumulator contains a “1” (i.e., a voltage corresponding to a“1” on node S2 and a voltage corresponding to a “0” on node S1),the sense amplifier data remains unchanged (Row Y data)This operation leaves the data in the accumulator unchanged.Deactivate ANDPrecharge

In the pseudo code above, “Deactivate EQ” indicates that an equilibration signal corresponding to the sense amplifier506is disabled (e.g., such that the complementary data lines505-1(D) and505-2(D_) are no longer shorted to VDD/2), which is illustrated inFIG. 7at t8. After equilibration is disabled, a selected row (e.g., ROW Y) is enabled as indicated in the pseudo code above by “Open Row Y” and shown inFIG. 7at t9. When the voltage signal applied to ROW Y reaches the threshold voltage (Vt) of the access transistor (e.g.,502-1) corresponding to the selected cell, the access transistor turns on and couples the data line (e.g., D—505-1) to the selected cell (e.g., to capacitor503-1) which creates a differential voltage signal between the data lines.

After Row Y is enabled, in the pseudo code above, “Fire Sense Amps” indicates that the sense amplifier506is enabled to amplify the differential signal between505-1(D) and505-2(D_), resulting in a voltage (e.g., VDD) corresponding to a logic 1 or a voltage (e.g., GND) corresponding to a logic 0 being on data line505-1(D) (and the voltage corresponding to the other logic state being on complementary data line505-2(D_)). As shown at t10inFIG. 7, the ACT positive control signal (e.g.,690shown inFIG. 6) goes high and the RnIF negative control signal (e.g.,628shown inFIG. 6) goes low to fire the sense amps. The sensed data value from memory cell502-1is stored in the primary latch of sense amplifier506, as previously described. The secondary latch still corresponds to the data value from memory cell502-2since the dynamic latch is unchanged.

After the second data value sensed from the memory cell502-1coupled to Row Y is stored in the primary latch of sense amplifier506, in the pseudo code above, “Close Row Y” indicates that the selected row (e.g., ROW Y) can be disabled if it is not desired to store the result of the AND logical operation back in the memory cell corresponding to Row Y. However,FIG. 7shows that Row Y is left enabled such that the result of the logical operation can be stored back in the memory cell corresponding to Row Y. Isolating the memory cell corresponding to Row Y can be accomplished by the access transistor turning off to decouple the selected cell502-1from the data line505-1(D). After the selected Row Y is configured (e.g., to isolate the memory cell or not isolate the memory cell), “Activate AND” in the pseudo code above indicates that the AND control signal goes high as shown inFIG. 7at t11, causing pull-down transistor507-1to conduct. In this manner, activating the AND control signal causes the value of the function (e.g., Row X AND Row Y) to be written to the sense amp.

With the first data value (e.g., Row X) stored in the dynamic latch of the accumulator531and the second data value (e.g., Row Y) stored in the sense amplifier506, if the dynamic latch of the compute component531contains a “0” (i.e., a voltage corresponding to a “0” on node S2and a voltage corresponding to a “1” on node S1), the sense amplifier data is written to a “0” (regardless of the data value previously stored in the sense amp) since the voltage corresponding to a “1” on node S1causes transistor509-1to conduct thereby coupling the sense amplifier506to ground through transistor509-1, pull-down transistor507-1and data line505-1(D). When either data value of an AND operation is “0,” the result is a “0.” Here, when the second data value (in the dynamic latch) is a “0,” the result of the AND operation is a “0” regardless of the state of the first data value, and so the configuration of the sensing circuitry causes the “0” result to be written and initially stored in the sense amplifier506. This operation leaves the data value in the accumulator unchanged (e.g., from Row X).

If the secondary latch of the accumulator contains a “1” (e.g., from Row X), then the result of the AND operation depends on the data value stored in the sense amplifier506(e.g., from Row Y). The result of the AND operation should be a “1” if the data value stored in the sense amplifier506(e.g., from Row Y) is also a “1,” but the result of the AND operation should be a “0” if the data value stored in the sense amplifier506(e.g., from Row Y) is also a “0.” The sensing circuitry550is configured such that if the dynamic latch of the accumulator contains a “1” (i.e., a voltage corresponding to a “1” on node S2and a voltage corresponding to a “0” on node S1), transistor509-1does not conduct, the sense amplifier is not coupled to ground (as described above), and the data value previously stored in the sense amplifier506remains unchanged (e.g., Row Y data value so the AND operation result is a “1” if the Row Y data value is a “1” and the AND operation result is a “0” if the Row Y data value is a “0”). This operation leaves the data value in the accumulator unchanged (e.g., from Row X).

After the result of the AND operation is initially stored in the sense amplifier506, “Deactivate AND” in the pseudo code above indicates that the AND control signal goes low as shown at t12inFIG. 7, causing pull-down transistor507-1to stop conducting to isolate the sense amplifier506(and data line505-1(D)) from ground. If not previously done, Row Y can be closed (as shown at t13inFIG. 7) and the sense amplifier can be disabled (as shown at t14inFIG. 7by the ACT positive control signal going low and the RnIF negative control signal goes high). With the data lines isolated, “Precharge” in the pseudo code above can cause a precharge of the data lines by an equilibrate operation, as described previously (e.g., commencing at t14shown inFIG. 7).

FIG. 7shows, in the alternative, the behavior of voltage signals on the data lines (e.g.,505-1(D) and505-2(D_) shown inFIG. 5) coupled to the sense amplifier (e.g.,506shown inFIG. 5) and the behavior of voltage signals on nodes S1and S1of the secondary latch of the compute component (e.g.,531shown inFIG. 5) for an AND logical operation involving each of the possible combination of operands (e.g., Row X/Row Y data values 00, 10, 01, and 11).

Although the timing diagrams illustrated inFIG. 7and the pseudo code described above indicate initiating the AND logical operation after starting to load the second operand (e.g., Row Y data value) into the sense amplifier, the circuit shown inFIG. 5can be successfully operated by initiating the AND logical operation before starting to load the second operand (e.g., Row Y data value) into the sense amplifier.

FIG. 8illustrates a timing diagram associated with performing a number of logical operations using sensing circuitry in accordance with a number of embodiments of the present disclosure.FIG. 8illustrates a timing diagram associated with initiating an OR logical operation after starting to load the second operand (e.g., Row Y data value) into the sense amplifier.FIG. 8illustrates the sense amplifier and accumulator signals for various combinations of first and second operand data values. The particular timing diagram signals are discussed below with respect to the pseudo code associated with an AND logical operation of the circuit shown inFIG. 5.

A subsequent operation phase can alternately be associated with performing the OR operation on the first data value (now stored in the sense amplifier506and the secondary latch of the compute component531) and the second data value (stored in a memory cell502-1coupled to Row Y504-Y). The operations to load the Row X data into the sense amplifier and accumulator that were previously described with respect to times t1-t7shown inFIG. 7are not repeated with respect toFIG. 8. Example pseudo code associated with “ORing” the data values can include:

Deactivate EQOpen Row YFire Sense Amps (after which Row Y data resides in the sense amps)Close Row YWhen Row Y is closed, the sense amplifier still contains the Row Ydata value.Activate ORThis results in the sense amplifier being written to the value of thefunction (e.g., Row X OR Row Y), which may overwrite the datavalue from Row Y previously stored in the sense amplifier asfollows:If the accumulator contains a “0” (i.e., a voltage corresponding to a“0” on node S2 and a voltage corresponding to a “1” on node S1),the sense amplifier data remains unchanged (Row Y data)If the accumulator contains a “1” (i.e., a voltage corresponding to a“1” on node S2 and a voltage corresponding to a “0” on node S1),the sense amplifier data is written to a “1”This operation leaves the data in the accumulator unchanged.Deactivate ORPrecharge

The “Deactivate EQ” (shown at t8inFIG. 8), “Open Row Y” (shown at t9inFIG. 8), “Fire Sense Amps” (shown at t10inFIG. 8), and “Close Row Y” (shown at t13inFIG. 8, and which may occur prior to initiating the particular logical function control signal), shown in the pseudo code above indicate the same functionality as previously described with respect to the AND operation pseudo code. Once the configuration of selected Row Y is appropriately configured (e.g., enabled if logical operation result is to be stored in memory cell corresponding to Row Y or closed to isolate memory cell if result if logical operation result is not to be stored in memory cell corresponding to Row Y), “Activate OR” in the pseudo code above indicates that the OR control signal goes high as shown at t11inFIG. 8, which causes pull-down transistor507-2to conduct. In this manner, activating the OR control signal causes the value of the function (e.g., Row X OR Row Y) to be written to the sense amp.

With the first data value (e.g., Row X) stored in the secondary latch of the compute component531and the second data value (e.g., Row Y) stored in the sense amplifier506, if the dynamic latch of the accumulator contains a “0” (i.e., a voltage corresponding to a “0” on node S2and a voltage corresponding to a “1” on node S1), then the result of the OR operation depends on the data value stored in the sense amplifier506(e.g., from Row Y). The result of the OR operation should be a “1” if the data value stored in the sense amplifier506(e.g., from Row Y) is a “1,” but the result of the OR operation should be a “0” if the data value stored in the sense amplifier506(e.g., from Row Y) is also a “0.” The sensing circuitry550is configured such that if the dynamic latch of the accumulator contains a “0,” with the voltage corresponding to a “0” on node S2, transistor509-2is off and does not conduct (and pull-down transistor507-1is also off since the AND control signal is not asserted) so the sense amplifier506is not coupled to ground (either side), and the data value previously stored in the sense amplifier506remains unchanged (e.g., Row Y data value such that the OR operation result is a “1” if the Row Y data value is a “1” and the OR operation result is a “0” if the Row Y data value is a “0”).

If the dynamic latch of the accumulator contains a “1” (i.e., a voltage corresponding to a “1” on node S2and a voltage corresponding to a “0” on node S1), transistor509-2does conduct (as does pull-down transistor507-2since the OR control signal is asserted), and the sense amplifier506input coupled to data line505-2(D_) is coupled to ground since the voltage corresponding to a “1” on node S2causes transistor509-2to conduct along with pull-down transistor507-2(which also conducts since the OR control signal is asserted). In this manner, a “1” is initially stored in the sense amplifier506as a result of the OR operation when the secondary latch of the accumulator contains a “1” regardless of the data value previously stored in the sense amp. This operation leaves the data in the accumulator unchanged.FIG. 8shows, in the alternative, the behavior of voltage signals on the data lines (e.g.,505-1(D) and505-2(D_) shown inFIG. 5) coupled to the sense amplifier (e.g.,506shown inFIG. 5) and the behavior of voltage signals on nodes S1and S2of the secondary latch of the compute component531for an OR logical operation involving each of the possible combination of operands (e.g., Row X/Row Y data values 00, 10, 01, and 11).

After the result of the OR operation is initially stored in the sense amplifier506, “Deactivate OR” in the pseudo code above indicates that the OR control signal goes low as shown at t12inFIG. 8, causing pull-down transistor507-2to stop conducting to isolate the sense amplifier506(and data line D505-2) from ground. If not previously done, Row Y can be closed (as shown at t13inFIG. 8) and the sense amplifier can be disabled (as shown at t14inFIG. 8by the ACT positive control signal going low and the RnIF negative control signal going high). With the data lines isolated, “Precharge” in the pseudo code above can cause a precharge of the data lines by an equilibrate operation, as described previously and shown at t14inFIG. 8.

The sensing circuitry550illustrated inFIG. 5can provide additional logical operations flexibility as follows. By substituting operation of the ANDinv control signal for operation of the AND control signal, and/or substituting operation of the ORinv control signal for operation of the OR control signal in the AND and OR operations described above, the logical operations can be changed from {Row X AND Row Y} to {˜Row X AND Row Y} (where “˜Row X” indicates an opposite of the Row X data value (e.g., NOT Row X) and can be changed from {Row X OR Row Y} to {˜Row X OR Row Y}. For example, during an AND operation involving the inverted data values, the ANDinv control signal can be asserted instead of the AND control signal, and during an OR operation involving the inverted data values, the ORInv control signal can be asserted instead of the OR control signal. Activating the ORinv control signal causes transistor514-1to conduct and activating the ANDinv control signal causes transistor514-2to conduct. In each case, asserting the appropriate inverted control signal can flip the sense amplifier and cause the result initially stored in the sense amplifier506to be that of the AND operation using inverted Row X and true Row Y data values or that of the OR operation using the inverted Row X and true Row Y data values. A true or compliment version of one data value can be used in the accumulator to perform the logical operation (e.g., AND, OR), for example, by loading a data value to be inverted first and a data value that is not to be inverted second.

In a similar approach to that described above with respect to inverting the data values for the AND and OR operations described above, the sensing circuitry shown inFIG. 5can perform a NOT (e.g., invert) operation by putting the non-inverted data value into the dynamic latch of the accumulator and using that data to invert the data value in the sense amplifier506. As previously mentioned, activating the ORinv control signal causes transistor514-1to conduct and activating the ANDinv control signal causes transistor514-2to conduct. The ORinv and/or ANDinv control signals are used in implementing the NOT function, as described further below:

Copy Row X into the AccumulatorDeactivate EQOpen Row XFire Sense Amps (after which Row X data resides in the sense amps)Activate LOAD (sense amplifier data (Row X) is transferred to nodesS1 and S2 of the Accumulator and resides there dynamicallyDeactivate LOADActivate ANDinv and ORinv (which puts the compliment data valueon the data lines)This results in the data value in the sense amplifier being inverted(e.g., the sense amplifier latch is flipped)This operation leaves the data in the accumulator unchangedDeactivate ANDinv and ORinvClose Row XPrecharge

The “Deactivate EQ,” “Open Row X,” “Fire Sense Amps,” “Activate LOAD,” and “Deactivate LOAD” shown in the pseudo code above indicate the same functionality as the same operations in the pseudo code for the “Copy Row X into the Accumulator” initial operation phase described above prior to pseudo code for the AND operation and OR operation. However, rather than closing the Row X and precharging after the Row X data is loaded into the sense amplifier506and copied into the dynamic latch, a complement version of the data value in the dynamic latch of the accumulator can be placed on the data line and thus transferred to the sense amplifier506by enabling (e.g., causing transistor to conduct) and disabling the invert transistors (e.g., ANDinv and ORinv). This results in the sense amplifier506being flipped from the true data value that was previously stored in the sense amplifier to a complement data value (e.g., inverted data value) stored in the sense amp. That is, a true or complement version of the data value in the accumulator can be transferred to the sense amplifier by activating and deactivating ANDinv and ORinv. This operation leaves the data in the accumulator unchanged.

Because the sensing circuitry550shown inFIG. 5initially stores the result of the AND, OR, and NOT logical operations in the sense amplifier506(e.g., on the sense amplifier nodes), these logical operation results can be communicated easily and quickly to any enabled row and/or into the secondary latch of the compute component531. The sense amplifier506and sequencing for the AND, OR, and/or NOT logical operations can also be interchanged by appropriate firing of the AND, OR, ANDinv, and/or ORinv control signals (and operation of corresponding transistors having a gate coupled to the particular control signal) before the sense amplifier506fires.

When performing logical operations in this manner, the sense amplifier506can be pre-seeded with a data value from the dynamic latch of the accumulator to reduce overall current utilized because the sense amps506are not at full rail voltages (e.g., supply voltage or ground/reference voltage) when accumulator function is copied to the sense amplifier506. An operation sequence with a pre-seeded sense amplifier506either forces one of the data lines to the reference voltage (leaving the complementary data line at VDD/2, or leaves the complementary data lines unchanged. The sense amplifier506pulls the respective data lines to full rails when the sense amplifier506fires. Using this sequence of operations will overwrite data in an enabled row.

A SHIFT operation can be accomplished by multiplexing (“muxing”) two neighboring data line complementary pairs using a traditional DRAM isolation (ISO) scheme. According to embodiments of the present disclosure, the shift circuitry523can be used for shifting data values stored in memory cells coupled to a particular pair of complementary data lines to the sensing circuitry550(e.g., sense amplifier506) corresponding to a different pair of complementary data lines (e.g., such as a sense amplifier506corresponding to a left or right adjacent pair of complementary data lines. As used herein, a sense amplifier506corresponds to the pair of complementary data lines to which the sense amplifier is coupled when isolation transistors521-1and521-2are conducting. The SHIFT operations (right or left) do not pre-copy the Row X data value into the accumulator. Operations to shift right Row X can be summarized as follows:

Deactivate Norm and Activate ShiftDeactivate EQOpen Row XFire Sense Amps (after which shifted Row X data resides in the sense amps)Activate Norm and Deactivate ShiftClose Row XPrecharge

In the pseudo code above, “Deactivate Norm and Activate Shift” indicates that a NORM control signal goes low causing isolation transistors521-1and521-2of the shift circuitry523to not conduct (e.g., isolate the sense amplifier from the corresponding pair of complementary data lines). The SHIFT control signal goes high causing isolation transistors521-3and521-4to conduct, thereby coupling the sense amplifier506to the left adjacent pair of complementary data lines (e.g., on the memory array side of non-conducting isolation transistors521-1and521-2for the left adjacent pair of complementary data lines).

After the shift circuitry523is configured, the “Deactivate EQ,” “Open Row X,” and “Fire Sense Amps” shown in the pseudo code above indicate the same functionality as the same operations in the pseudo code for the “Copy Row X into the Accumulator” initial operation phase described above prior to pseudo code for the AND operation and OR operation. After these operations, the Row X data value for the memory cell coupled to the left adjacent pair of complementary data lines is shifted right and stored in the sense amplifier506.

In the pseudo code above, “Activate Norm and Deactivate Shift” indicates that a NORM control signal goes high causing isolation transistors521-1and521-2of the shift circuitry523to conduct (e.g., coupling the sense amplifier to the corresponding pair of complementary data lines), and the SHIFT control signal goes low causing isolation transistors521-3and521-4to not conduct and isolating the sense amplifier506from the left adjacent pair of complementary data lines (e.g., on the memory array side of non-conducting isolation transistors521-1and521-2for the left adjacent pair of complementary data lines). Since Row X is still active, the Row X data value that has been shifted right is transferred to Row X of the corresponding pair of complementary data lines through isolation transistors521-1and521-2.

After the Row X data values are shifted right to the corresponding pair of complementary data lines, the selected row (e.g., ROW X) is disabled as indicated by “Close Row X” in the pseudo code above, which can be accomplished by the access transistor turning off to decouple the selected cell from the corresponding data line. Once the selected row is closed and the memory cell is isolated from the data lines, the data lines can be precharged as indicated by the “Precharge” in the pseudo code above. A precharge of the data lines can be accomplished by an equilibrate operation, as described above.

Operations to shift left Row X can be summarized as follows:

Activate Norm and Deactivate ShiftDeactivate EQOpen Row XFire Sense Amps (after which Row X data resides in the sense amps)Deactivate Norm and Activate ShiftSense amplifier data (shifted left Row X) is transferred to Row XClose Row XPrecharge

In the pseudo code above, “Activate Norm and Deactivate Shift” indicates that a NORM control signal goes high causing isolation transistors521-1and521-2of the shift circuitry523to conduct, and the SHIFT control signal goes low causing isolation transistors521-3and521-4to not conduct. This configuration couples the sense amplifier506to a corresponding pair of complementary data lines and isolates the sense amplifier from the right adjacent pair of complementary data lines.

After the shift circuitry is configured, the “Deactivate EQ,” “Open Row X,” and “Fire Sense Amps” shown in the pseudo code above indicate the same functionality as the same operations in the pseudo code for the “Copy Row X into the Accumulator” initial operation phase described above prior to pseudo code for the AND operation and OR operation. After these operations, the Row X data value for the memory cell coupled to the pair of complementary data lines corresponding to the sense circuitry550is stored in the sense amplifier506.

In the pseudo code above, “Deactivate Norm and Activate Shift” indicates that a NORM control signal goes low causing isolation transistors521-1and521-2of the shift circuitry523to not conduct (e.g., isolate the sense amplifier from the corresponding pair of complementary data lines), and the SHIFT control signal goes high causing isolation transistors521-3and521-4to conduct coupling the sense amplifier to the left adjacent pair of complementary data lines (e.g., on the memory array side of non-conducting isolation transistors521-1and521-2for the left adjacent pair of complementary data lines. Since Row X is still active, the Row X data value that has been shifted left is transferred to Row X of the left adjacent pair of complementary data lines.

After the Row X data values are shifted left to the left adjacent pair of complementary data lines, the selected row (e.g., ROW X) is disabled as indicated by “Close Row X,” which can be accomplished by the access transistor turning off to decouple the selected cell from the corresponding data line. Once the selected row is closed and the memory cell is isolated from the data lines, the data lines can be precharged as indicated by the “Precharge” in the pseudo code above. A precharge of the data lines can be accomplished by an equilibrate operation, as described above.

According to various embodiments, general computing can be enabled in a memory array core of a processor-in-memory (PIM) device such as a DRAM one transistor per memory cell (e.g., 1T1C) configuration at 6F^2 or 4F^2 memory cell sizes, for example. A potential advantage of certain example apparatuses and methods described herein can be the cumulative speed that can be achieved by an entire bank of data being computed in parallel without necessarily transferring data out of the memory array (e.g., DRAM) or firing a column decode. For example, data transfer time can be reduced and/or eliminated. Also, a number of apparatuses of the present disclosure can perform ANDs or ORs simultaneously using data values in memory cells coupled to a data line (e.g., a column of 6K memory cells).

In previous approach sensing circuits where data is moved out for logical operation processing (e.g., using 32 or 64 bit registers), fewer operations can be performed in parallel compared to the apparatus of the present disclosure. In this manner, significantly higher throughput is effectively provided in contrast to conventional configurations involving a central processing unit (CPU) discrete from the memory such that data must be transferred therebetween. An apparatus and/or methods according to the present disclosure can also use less energy/area than configurations where the CPU is discrete from the memory. Furthermore, an apparatus and/or methods of the present disclosure can improve upon the smaller energy/area advantages since the in-memory-array logical operations save energy by eliminating certain data value transfers.

FIG. 9illustrates a timing diagram associated with performing a number of logical operations using sensing circuitry550shown inFIG. 5in accordance with a number of embodiments of the present disclosure. The timing diagram shown inFIG. 9illustrates signals (e.g., voltage signals) associated with performing a first operation phase of a logical operation (e.g., an R-input logical operation). The first operation phase described with respect toFIG. 9can be a first operation phase of an AND, NAND, OR, or NOR operation, for instance. Performing the operation phase illustrated inFIG. 9can involve consuming significantly less energy (e.g., about half) than previous processing approaches that may involve providing a full swing between voltage rails (e.g., between a supply and ground).

In the example illustrated inFIG. 9, the voltage rails corresponding to complementary logic values (e.g., “1” and “0”) are a supply voltage (VDD) and a reference voltage (e.g., ground (Gnd)). Prior to performing a logical operation, an equilibration can occur such that the complementary data lines D and D—are shorted together at an equilibration voltage (VDD/2), as previously described.

The first operation phase of a logical operation described below involves loading a first operand of the logical operation into the accumulator. The time references (e.g., t1, etc.) shown inFIG. 9do not necessarily represent a same absolute or relative time as similar time references in other timing diagrams. At time t1, the equilibration signal926is deactivated, and then a selected row is enabled (e.g., the row corresponding to a memory cell whose data value is to be sensed and used as a first input). Signal904-0represents the voltage signal applied to the selected row of memory cells. When row signal904-0reaches the threshold voltage (Vt) of the access transistor corresponding to the selected cell, the access transistor turns on and couples the data line D to the selected memory cell (e.g., to the capacitor if the cell is a 1T1C DRAM cell), which creates a differential voltage signal between the data lines (e.g.,505-1(D) and505-2(D_) shown inFIG. 5) (e.g., as indicated by signals905-1and905-2on the data lines, respectively) between times t2and t3. The voltage of the selected cell is represented by signal903. Due to conservation of energy, creating the differential signal between data lines505-1(D) and505-2(D_) (e.g., by coupling the cell to data line D) does not consume energy, since the energy associated with enabling/disabling the row signal904-0can be amortized over the plurality of memory cells coupled to the row.

At time t3, the sense amplifier (e.g.,506shown inFIG. 5) is enabled by control signal990(e.g., ACT shown inFIG. 6) going high and the negative control signal928(e.g., RnIF shown inFIG. 2) going low, which amplifies the differential signal between data lines505-1(D) and505-2(D_), resulting in a voltage (e.g., VDD) corresponding to a logic “1” or a voltage (e.g., ground) corresponding to a logic “0” being on data line D (and the other voltage being on complementary data line D_), such that the sensed data value is stored in the primary latch of sense amplifier506. The primary energy consumption occurs in charging the data line505-1(D) from the equilibration voltage VDD/2 to the rail voltage VDD.

According to some embodiments, the primary latch of sense amplifier506can be coupled to the complementary data lines D and D—through respective sense amplifier pass transistors (e.g., a second set of pass transistors between the sense amplifier506and the complementary data lines D and D_). Sense amplifier pass transistors, through which one node (e.g., S1) of the primary latch of sense amplifier506is coupled to the data line D can be controlled by a PASSD control signal911and the sense amplifier pass transistor through which another node (e.g., S2) of the primary latch of sense amplifier506is coupled to the data line D—can be controlled by a PASSDB control signal, which can behave here the same as the PASSD control signal.

At time t4, the sense amplifier pass transistors can be enabled (e.g., via respective PASSD and PASSDB control signals applied to control lines coupled to the respective gates of the sense amplifier pass transistors. At time t5, accumulator control signals912-1(e.g., ACCUM) and912-2(e.g., ACCUMB) are activated via respective control lines512-1and512-2(e.g., where the accumulator is not constantly enabled by coupling control line512-1to GND and coupling control line512-2to VDD). As described below, the accumulator control signals912-1and912-2may remain activated for subsequent operation phases. As such, in this example, activating the ACCUMB and ACCUM control signals912-1and912-2enables the secondary latch (e.g., serving as an accumulator) of compute component531. The sensed data value stored in sense amplifier506is transferred (e.g., copied) to the secondary latch564.

At time t6, the sense amplifier pass transistors are disabled (e.g., turned off) by the PASSD and PASSDB control signals911going low. However, since the accumulator control signals912-1and912-2remain activated, an accumulated result is stored (e.g., latched) in the secondary latch (e.g., serving as an accumulator). At time t7, the row signal904-0is deactivated, and the array sense amplifiers are disabled at time t8(e.g., control signals928and990enabling the sense amplifier are deactivated).

At time t9, the data lines D and D—are equilibrated (e.g., equilibration signal926is activated), as illustrated by data line voltage signals905-1and905-2moving from their respective rail values to the equilibration voltage (VDD/2). The equilibration consumes little energy due to the law of conservation of energy. As described previously in association withFIG. 2, equilibration can involve shorting the complementary data lines D and D—together at an equilibration voltage, which is VDD/2, in this example. Equilibration can occur, for instance, prior to a memory cell sensing operation.

FIGS. 10 and 11respectively illustrate timing diagrams associated with performing a number of logical operations using sensing circuitry in accordance with a number of embodiments of the present disclosure. Timing diagrams shown inFIGS. 10 and 11illustrate signals (e.g., voltage signals) associated with performing a number of intermediate operation phases of a logical operation (e.g., an R-input logical operation). For example, performing an AND or NAND operation can include performing the operation phase shown inFIG. 10one or more times subsequent to an initial operation phase such as that described with respect toFIG. 9. Similarly, performing an OR or NOR operation can include performing the operation phase shown and described with respect toFIG. 11one or more times subsequent to an initial operation phase such as that described with respect toFIG. 9.

As shown in the timing diagrams illustrated inFIGS. 10 and 11, at time t1, equilibration is disabled (e.g., the equilibration signal1026/1126is deactivated), and then a selected row is enabled (e.g., the row corresponding to a memory cell whose data value is to be sensed and used as an input such as a second input, third input, etc.). Signal1004-1/1104-1represents the voltage signal applied to the selected row. When row signal1004-1/1104-1reaches the threshold voltage (Vt) of the access transistor corresponding to the selected cell, the access transistor turns on and couples the data line D to the selected memory cell (e.g., to the capacitor if the cell is a 1T1C DRAM cell), which creates a differential voltage signal between the data lines D and D—(e.g., as indicated by signals1005-1/1105-1and1005-2/1105-2, respectively) between times t2and t3. The voltage of the selected cell is represented by signal1003/1103. Due to conservation of energy, creating the differential signal between D and D—(e.g., by coupling the cell to data line D) does not consume energy, since the energy associated with activating/deactivating the row signal1004-1/1104-1can be amortized over the plurality of memory cells coupled to the row.

At time t3, the sense amplifier (e.g.,506shown inFIG. 5) is enabled (e.g., a positive control signal1090/1190(e.g., corresponding to ACT690shown inFIG. 6) goes high, and the negative control signal1028/1128(e.g., RnIF628shown inFIG. 6) goes low), which amplifies the differential signal between D and D_, resulting in a voltage (e.g., VDD) corresponding to a logic “1” or a voltage (e.g., ground) corresponding to a logic “0” being on data line D (and the other voltage being on complementary data line D_), such that the sensed data value is stored in the primary latch of sense amplifier506. The primary energy consumption occurs in charging the data line D (505-1) from the equilibration voltage VDD/2 to the rail voltage VDD.

As shown in timing diagrams illustrated inFIGS. 10 and 11, at time t4(e.g., after the selected cell is sensed), only one of control signals1011-1(PASSD) shown inFIGS. 10 and 1111-2(PASSDB) shown inFIG. 11is activated (e.g., only one of pass transistors (if present) is enabled), depending on the particular logic operation. For example, since the timing diagram illustrated inFIG. 10corresponds to an intermediate phase of a NAND or AND operation, control signal1011-1(PASSD) is activated at time t4to turn on the pass transistor coupling the primary latch to data line D and the PASSDB control signal remains deactivated leaving the pass transistor coupling the primary latch to data line D_ turned off. Conversely, since the timing diagram illustrated inFIG. 11corresponds to an intermediate phase of a NOR or OR operation, control signal1111-2(PASSDB) is activated at time t4to turn on the pass transistor coupling the primary latch to data line D—and control signal PASSD remains deactivated leaving the pass transistor coupling the primary latch to data line D turned off. Recall from above that the accumulator control signals912-1(Accumb) and912-2(Accum) were activated during the initial operation phase described with respect toFIG. 9, and they remain activated during the intermediate operation phase(s).

Since the accumulator was previously enabled, activating only PASSD (1011-1as shown inFIG. 10) results in accumulating the data value corresponding to the voltage signal1005-1shown inFIG. 10corresponding to data line D. Similarly, activating only PASSDB (1111-2as shown inFIG. 11) results in accumulating the data value corresponding to the voltage signal1105-2corresponding to data line D_. For instance, in an example AND/NAND operation shown in the timing diagram illustrated inFIG. 4in which only PASSD (1011-1) is activated, if the data value stored in the second selected memory cell is a logic “0,” then the accumulated value associated with the secondary latch is asserted low such that the secondary latch stores logic “0.” If the data value stored in the second selected memory cell is not a logic“0,” then the secondary latch retains its stored first selected memory cell data value (e.g., a logic “1” or a logic “0”). As such, in this AND/NAND operation example, the secondary latch is serving as a zeroes (0s) accumulator.

Similarly, in an example OR/NOR operation shown in the timing diagram illustrated inFIG. 11in which only PASSDB1111-2is activated, if the data value stored in the second selected memory cell is a logic “1,” then the accumulated value associated with the secondary latch is asserted high such that the secondary latch stores logic “1.” If the data value stored in the second selected memory cell is not a logic “1,” then the secondary latch retains its stored first selected memory cell data value (e.g., a logic “1” or a logic “0”). As such, in this OR/NOR operation example, the secondary latch is effectively serving as a ones (1s) accumulator since voltage signal1105-2on D—is setting the true data value of the accumulator.

At the conclusion of an intermediate operation phase such as that shown inFIG. 10 or 11, the PASSD signal1011-1(e.g., for AND/NAND) or the PASSDB signal1111-2(e.g., for OR/NOR) is deactivated (e.g., at time t5), the selected row is disabled (e.g., at time t6), the sense amplifier is disabled (e.g., at time t7), and equilibration occurs (e.g., at time t8). An intermediate operation phase such as that illustrated inFIG. 10 or 11can be repeated in order to accumulate results from a number of additional rows. As an example, the sequence of timing diagram illustrated inFIGS. 10 and/or 11can be performed a subsequent (e.g., second) time for a third memory cell, a subsequent (e.g., third) time for a fourth memory cell, etc. For instance, for a 10-input NOR operation, the intermediate phase shown inFIG. 11can occur 9 times to provide 9 inputs of the 10-input logical operation, with the tenth input being determined during the initial operation phase (e.g., as described with respect toFIG. 9).

FIG. 12illustrates a timing diagram associated with performing a number of logical operations using sensing circuitry in accordance with a number of embodiments of the present disclosure. The timing diagram illustrated inFIG. 12shows signals (e.g., voltage signals) associated with performing a last operation phase of a logical operation (e.g., an R-input logical operation). For instance, the timing diagram illustrated inFIG. 12corresponds to a last operation phase of an R-input AND operation or an R-input OR operation.

For example, performing a last operation phase of an R-input can include performing the operation phase shown inFIG. 12subsequent to a number of iterations of the intermediate operation phase(s) described in association withFIGS. 10 and/or 11. Table 1 shown below indicates the Figures corresponding to the sequence of operation phases associated with performing a number of R-input logical operations in accordance with a number of embodiments described herein.

The last operation phase illustrated in the timing diagram ofFIG. 12is described in association with storing a result of an R-input logical operation to a row of the array. However, as described above, in a number of embodiments, the result can be stored to a suitable location other than back to the array (e.g., to an external register associated with a controller and/or host processor, to a memory array of a different memory device, etc., via I/O lines).

As shown in timing diagram illustrated inFIG. 12, at time t1, equilibration is disabled (e.g., the equilibration signal1226is deactivated) such that data lines D and D—are floating. At time t2, the PASSD control signal1211(and PASSDB signal) is activated for an AND or OR operation.

Activating the PASSD control signal1211(and PASSDB signal) (e.g., in association with an AND or OR operation) transfers the accumulated output stored in the secondary latch564of compute component531-1shown inFIG. 5to the primary latch of sense amplifier506. For instance, for an AND operation, if any of the memory cells sensed in the prior operation phases (e.g., the first operation phase illustrated inFIG. 9and one or more iterations of the intermediate operation phase illustrated inFIG. 10) stored a logic “0” (e.g., if any of the R-inputs of the AND operation were a logic “0”), then the data line D—will carry a voltage corresponding to logic “1” (e.g., VDD) and data line D will carry a voltage corresponding to logic “0” (e.g., ground). For this AND operation example, if all of the memory cells sensed in the prior operation phases stored a logic “1” (e.g., all of the R-inputs of the AND operation were logic “1”), then the data line D—will carry a voltage corresponding to logic “0” and data line D will carry a voltage corresponding to logic “1”.

At time t3, the primary latch of sense amplifier506is then enabled (e.g., a positive control signal1290(e.g., corresponding to ACT690shown inFIG. 6) goes high and the negative control signal1228(e.g., corresponding to RnIF628shown inFIG. 6) goes low), which amplifies the differential signal between data lines D and D_ such that the data line D now carries the ANDed result of the respective input data values as determined from the memory cells sensed during the prior operation phases. As such, data line D will be at ground if any of the input data values are a logic “0” and data line D will be at VDD if all of the input data values are a logic “1.”

For an OR operation, if any of the memory cells sensed in the prior operation phases (e.g., the first operation phase ofFIG. 9and one or more iterations of the intermediate operation phase shown inFIG. 11) stored a logic “1” (e.g., if any of the R-inputs of the OR operation were a logic “1”), then the data line D—will carry a voltage corresponding to logic “0” (e.g., ground) and data line D will carry a voltage corresponding to logic “1” (e.g., VDD). For this OR example, if all of the memory cells sensed in the prior operation phases stored a logic “0” (e.g., all of the R-inputs of the OR operation were logic “0”), then the data line D will carry a voltage corresponding to logic “0” and data line D—will carry a voltage corresponding to logic “1.” At time t3, the primary latch of sense amplifier506is then enabled and the data line D now carries the ORed result of the respective input data values as determined from the memory cells sensed during the prior operation phases. As such, data line D will be at VDD if any of the input data values are a logic “1” and data line D will be at ground if all of the input data values are a logic “0.”

The result of the R-input AND or OR logical operations can then be stored back to a memory cell of array130shown inFIG. 1. In the examples shown inFIG. 12, the result of the R-input logical operation is stored to a memory cell coupled to the last row opened (e.g., row of the last logical operation operand). Storing the result of the logical operation to a memory cell simply involves enabling the associated row access transistor by enabling the particular row. The capacitor of the memory cell will be driven to a voltage corresponding to the data value on the data line D (e.g., logic “1” or logic “0”), which essentially overwrites whatever data value was previously stored in the selected memory cell. It is noted that the selected memory cell can be a same memory cell that stored a data value used as an input for the logical operation. For instance, the result of the logical operation can be stored back to a memory cell that stored an operand of the logical operation.

The timing diagram illustrated inFIG. 12shows, at time t7, the positive control signal1290and the negative control signal1228being deactivated (e.g., signal1290goes low and signal1228goes high) to disable the sense amplifier506shown inFIG. 5. At time t4the PASSD control signal1211(and PASSDB signal) that was activated at time t2is deactivated. Embodiments are not limited to this example. For instance, in a number of embodiments, the sense amplifier506shown inFIG. 5may be enabled subsequent to time t4(e.g., after the PASSD control signal1211(and PASSDB signal) are deactivated).

As shown inFIG. 12, at time t5, a selected row is enabled (e.g., by row enabling signal1204going high, which drives the capacitor of the selected cell to the voltage corresponding to the logic value stored in the accumulator. At time t6the selected row is disabled. At time t7the sense amplifier506shown inFIG. 5is disabled (e.g., positive control signal1228and negative control signal1290are deactivated), and at time t8equilibration occurs (e.g., signal1226is activated and the voltages on the complementary data lines1205-1(D) and1205-2(D_) are brought to the equilibration voltage).

Although the example of performing a last operation phase of an R-input was discussed above with respect toFIG. 12for performing AND and OR logical operations, embodiments are not limited to these logical operations. For example, the NAND and NOR operations can also involve a last operation phase of an R-input that is stored back to a memory cell of array130(shown inFIG. 1) using control signals to operate the sensing circuitry illustrated inFIG. 5.

FIG. 13is a schematic diagram illustrating sensing circuitry having selectable logical operation selection logic in accordance with a number of embodiments of the present disclosure.FIG. 13shows a sense amplifier1306coupled to a pair of complementary sense lines1305-1and1305-2, and a compute component1331coupled to the sense amplifier1306via pass gates1393-1and1393-2. The gates of the pass gates1393-1and1393-2can be controlled by a logical operation selection logic signal, PASS, which can be output from logical operation selection logic1313-5.FIG. 13shows the compute component1331labeled “A” and the sense amplifier1306labeled “B” to indicate that the data value stored in the compute component1331is the “A” data value (S or S*) and the data value stored in the sense amplifier1306is the “B” data value shown in the logic tables illustrated with respect toFIG. 14.

The sensing circuitry1350illustrated inFIG. 13includes logical operation selection logic1313-5. In this example, the logic1313-5comprises swap gates1342controlled by a logical operation selection logic signal PASS*. The logical operation selection logic1313-5also comprises four logic selection transistors: logic selection transistor1362coupled between the gates of the swap transistors1342and a TF signal control line, logic selection transistor1352coupled between the gates of the pass gates1393-1and1393-2and a TT signal control line, logic selection transistor1354coupled between the gates of the pass gates1393-1and1393-2and a FT signal control line, and logic selection transistor1364coupled between the gates of the swap transistors1342and a FF signal control line. Gates of logic selection transistors1362and1352are coupled to the true sense line (e.g.,1305-1) through isolation transistor1350-1(having a gate coupled to an ISO signal control line), and gates of logic selection transistors1364and1354are coupled to the complementary sense line (e.g.,1305-2) through isolation transistor1350-2(also having a gate coupled to an ISO signal control line).

Operation of logic selection transistors1352and1354are similar based on the state of the TT and FT selection signals and the data values on the respective complementary sense lines at the time the ISO signal is asserted. Logic selection transistors1362and1364also operate in a similar manner to control (e.g., enable by turning on or disable by turning off) the swap transistors1342. That is, to enable (e.g., turn on) the swap transistors1342, either the TF control signal is activated (e.g., high) with data value on the true sense line being “1,” or the FF control signal is activated (e.g., high) with the data value on the complement sense line being “1.” If either the respective control signal or the data value on the corresponding sense line (e.g., sense line to which the gate of the particular logic selection transistor is coupled) is not high, then the swap transistors1342will not be enabled by a particular logic selection transistor.

The PASS* control signal is not necessarily complementary to the PASS control signal. For instance, it is possible for the PASS and PASS* control signals to both be activated or both be deactivated at the same time. However, activation of both the PASS and PASS* control signals at the same time shorts the pair of complementary sense lines DIGIT(n)/DIGIT(n) together, which may be a disruptive configuration to be avoided. Logical operations results for the sensing circuitry illustrated inFIG. 13are summarized in the logic table illustrated inFIG. 14.

FIG. 14is a logic table illustrating selectable logic operation results implementable by the sensing circuitry shown inFIG. 13in accordance with a number of embodiments of the present disclosure. The four logic selection control signals (e.g., TF, TT, FT, and FF), in conjunction with a particular data value present on the complementary sense lines, can be used to select one of plural logical operations to implement involving the starting data values stored in the sense amplifier1306and compute component1331. The four control signals (e.g., TF, TT, FT, and FF), in conjunction with a particular data value present on the complementary sense lines, controls the pass gates1393-1and1393-2and swap transistors1342, which in turn affects the data value in the compute component1331and/or sense amplifier1306before/after firing. The capability to selectably control the swap transistors1342facilitates implementing logical operations involving inverse data values (e.g., inverse operands and/or inverse result), among others.

The logic table illustrated inFIG. 14shows the starting data value stored in the compute component1331shown in column A at1444, and the starting data value stored in the sense amplifier1306shown in column B at1445. The other 3 top column headings (NOT OPEN1456, OPEN TRUE1470, and OPEN INVERT1471) in the logic table ofFIG. 14refer to the state of the pass gates1393-1and1393-2, and the swap transistors1342, which can respectively be controlled to be OPEN or CLOSED depending on the state of the four logic selection control signals (e.g., TF, TT, FT, and FF), in conjunction with a particular data value present on the pair of complementary sense lines1305-1and1305-2when the ISO control signal is asserted. The “Not Open” column corresponds to the pass gates1393-1and1393-2and the swap transistors1342both being in a non-conducting (e.g., off) condition, the “Open True” corresponds to the pass gates1393-1and1393-2being in a conducting (e.g., on) condition, and the “Open Invert” corresponds to the swap transistors1342being in a conducting condition. The configuration corresponding to the pass gates1393-1and1393-2and the swap transistors1342both being in a conducting condition is not reflected in the logic table ofFIG. 14since this results in the sense lines being shorted together.

Via selective control of the pass gates1393-1and1393-2and the swap transistors1342, each of the three columns of the first set of two rows of the upper portion of the logic table ofFIG. 14can be combined with each of the three columns of the second set of two rows below the first set to provide 3×3=9 different result combinations, corresponding to nine different logical operations, as indicated by the various connecting paths shown at1475. The nine different selectable logical operations that can be implemented by the sensing circuitry1350are summarized in the logic table illustrated inFIG. 14.

The columns of the lower portion of the logic table illustrated inFIG. 14show a heading1480that includes the state of logic selection control signals. For example, the state of a first logic selection control signal (e.g., FF) is provided in row1476, the state of a second logic selection control signal (e.g., FT) is provided in row1477, the state of a third logic selection control signal (e.g., TF) is provided in row1478, and the state of a fourth logic selection control signal (e.g., TT) is provided in row1479. The particular logical operation corresponding to the results is summarized in row1447.

As such, the sensing circuitry shown inFIG. 13can be used to perform various logical operations as shown inFIG. 14. For example, the sensing circuitry1350can be operated to perform various logical operations (e.g., AND and OR logical operations) in association with storing a data value in multiple columns in accordance with a number of embodiments of the present disclosure.

While example embodiments including various combinations and configurations of sensing circuitry, sense amplifiers, compute component, dynamic latches, isolation devices, and/or shift circuitry have been illustrated and described herein, embodiments of the present disclosure are not limited to those combinations explicitly recited herein. Other combinations and configurations of the sensing circuitry, sense amplifiers, compute component, dynamic latches, isolation devices, and/or shift circuitry disclosed herein are expressly included within the scope of this disclosure.