Display apparatus and method of manufacturing the same

A display apparatus includes a light generating part and a display panel. The display panel includes a first substrate, and a second substrate facing the first substrate. The second substrate includes a plurality of pixel units including a sensor sensing the light generated from the light generating part and reflected from an object disposed on the display panel, and a pixel. The display panel further includes a light blocking member which is positioned at a position corresponding to an area in which the sensor is disposed and prevents the light generated from the light generating part from being directly incident to the sensor. The light blocking member is disposed on the first substrate.

This application claims priority to Korean Patent Application No. 10-2011-0083603 filed on Aug. 22, 2011, and all the benefits accruing therefrom under 35 U.S.C. §119, the contents of which are herein incorporated by reference in its entirety.

BACKGROUND OF THE INVENTION

1. Field of Invention

The invention relates to a display apparatus and a method of manufacturing the same. More particularly, the invention relates to a display apparatus having a touch sensor installed therein and a method of manufacturing the display apparatus.

2. Description of the Related Art

In general, a touch panel allows a user to select contents displayed on an image display apparatus using a finger or a stylus. The image display apparatus employing the touch panel detects a position touched by the user through the touch panel and carries out an operation corresponding to the contents of the touch position.

The touch panel is employed for a liquid crystal display. In this case, the touch panel is disposed on a liquid crystal display panel, on which an image is displayed, to detect position information corresponding to the input from the user. However, when the touch panel is separately prepared from the liquid crystal display panel and then attached to the liquid crystal display panel, optical properties of the liquid crystal display, such as brightness, viewing angle, etc., are deteriorated and the thickness of the liquid crystal display increases by the thickness of the touch panel.

BRIEF SUMMARY OF THE INVENTION

Exemplary embodiments of the invention provide a display apparatus having an improved productivity.

Exemplary embodiments of the invention provide a method of manufacturing the display apparatus.

According to the exemplary embodiments, a display apparatus includes a display panel receiving a light to display an image, and at least one light generating part providing the light to the display panel.

The display panel includes a first substrate and a second substrate. The second substrate faces the first substrate. The second substrate includes a plurality of pixel units including a sensor sensing the light generated from the light generating part and reflected from an object disposed on the display panel, and a pixel. In addition, the display panel includes a light blocking member positioned at a position corresponding to an area in which the sensor is disposed to prevent the light generated from the light generating part from being directly incident to the sensor.

According to the exemplary embodiments, a method of manufacturing a display apparatus is provided as follows. A second substrate is formed to include a second base substrate in which a plurality of pixel unit areas including a pixel area and a sensor area is formed. Then, a first substrate is formed to include a first base substrate and a common electrode, and a liquid crystal layer is interposed between the first substrate and the second substrate. Next, a pixel and a sensor are respectively formed in the pixel area and the sensor area in each of the pixel unit areas, and a light blocking member is formed to correspond to the sensor area.

According to the above, since the sensor and the pixel are disposed on one substrate and the switching transistor and first to third transistors, which are arranged in the same row, are connected to one gate line, a manufacturing process for the display apparatus may be simplified. Thus, a manufacturing process time for the display apparatus may be reduced, thereby improving productivity of the display apparatus.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1is an exploded perspective view showing an exemplary embodiment of a display apparatus according to the invention andFIG. 2is a plan view showing a portion of a display panel shown inFIG. 1.

Referring toFIGS. 1 and 2, a display apparatus10includes a display panel100displaying an image and a backlight unit200providing a light to the display panel100as a light generating part.

The backlight unit200is disposed under the display panel100and includes first light sources emitting white lights and second light sources emitting infrared rays. The first light sources may be alternately arranged with the second light sources, and each of the first and second light sources may be a light emitting diode.

The display panel100includes a first substrate110, a second substrate120facing the first substrate110, and a liquid crystal layer (not shown) interposed between the first substrate110and the second substrate120. The second substrate120includes a plurality of pixel units PU. Each of the pixel units PU includes a sensor that detects the light emitted from the backlight unit200and reflected from an object disposed on the display panel100to output a sensing signal, and a pixel PX that displays the image.

The pixel units PU may be arranged in a matrix form. In addition, the pixel PX may include a plurality of sub-pixels S-PX1, S-PX2, and S-PX3arranged in a predetermined (e.g., first) direction to display different colors from each other. In the exemplary embodiment ofFIG. 2, for instance, the pixel PX may include first, second, and third sub-pixels S-PX1, S-PX2, and S-PX3to display three different colors from each other and the first, second, and third sub-pixels S-PX1, S-PX2, and S-PX3may display a red color, a green color, and a blue color, respectively. The display panel100may display one color using the pixel PX including the first, second, and third sub-pixels S-PX1, S-PX2, and S-PX3.

The sensor is disposed adjacent to one side of the pixel PX. InFIG. 2, the sensor is disposed adjacent to a left side of the pixel PX, but it should not be limited thereto or thereby. That is, the sensor may be disposed adjacent to a right side of the pixel PX.

The sensor senses whether an object exists on the display panel100or not. In one exemplary embodiment, as an example, the sensor may be a photosensor that measures an amount of the light incident thereto to sense the existence of the object.

When a sensor included in one pixel unit PU of the pixel units PU is referred to as a first sensor S1, a sensor included in a pixel unit PU adjacent to the one pixel unit PU in a (e.g., second) direction substantially perpendicular to the (e.g., first) direction in which the first, second, and third sub-pixels S-PX1, S-PX2, and S-PX3are arranged may be referred to as a second sensor S2. The first sensor S1and the second sensor S2may sense different lights from each other. In one exemplary embodiment, for instance, the first sensor S1senses the white light and the second sensor S2senses the infrared ray. In addition, the first sensor S1and the second sensor S2are alternately arranged with each other in the second direction. That is, the first sensor S1is arranged in an even-numbered pixel row and the second sensor S2is arranged in an odd-numbered pixel row.

FIG. 3is a plan view showing an exemplary embodiment of pixels and sensors shown inFIG. 2,FIG. 4is a cross-sectional view taken along line I-I′ shown inFIG. 3, andFIG. 5is a cross-sectional view taken along line II-II′ shown inFIG. 3.

In detail,FIG. 3shows the pixels PX and sensors when viewed from a rear side of the first substrate110. The second substrate120includes a second base substrate121, a plurality of gate lines, a plurality of data lines, a plurality of first bias lines, a plurality of second bias line, a plurality of readout lines, the pixels PX, and the sensors.

The gate lines are extended in a first direction D1and sequentially receive a gate signal. The data lines and the readout lines are extended in a second direction D2crossing the first direction D1and insulated from the gate lines. The data lines receive a data voltage. The pixels PX may further include storage lines SL to which a storage voltage is applied. The storage lines SL may be disposed on the same layer as the gate lines.

In the illustrated exemplary embodiment, since the pixels PX have the same structure and function, one pixel PX will be described as a representative example and details of others will be omitted.

The pixel PX includes a first transistor TR1, a second transistor TR2, and a third transistor TR3, a first pixel electrode PE1, a second pixel electrode PE2, a first distribution electrode DCE1, and a second distribution electrode DCE2. In the illustrated exemplary embodiment, the first and second transistors TR1and TR2are disposed adjacent to each other and on one gate electrode GE1,GE2.

The first and second transistors TR1and TR2output the data voltage in response to the gate signal provided through an n-th gate line GLn.

The first transistor TR1includes a first gate electrode GE1, a first source electrode SE1, and a first drain electrode DE1. The first gate electrode GE1is branched from the n-th gate line GLn (n is a natural number equal to or larger than 1). A first insulating layer123is on the first gate electrode GE1, and a semiconductor layer ACT is on the first insulating layer123. The first source electrode SE1branched from an m-th data line DLm (m is a natural number equal to or larger than 1) and the first drain electrode DE1spaced apart from the first source electrode SE1are on the semiconductor layer ACT.

The second transistor TR2includes a second gate electrode GE2, a second source electrode SE2, and a second drain electrode DE2. Similar to the first transistor TR1, the second source electrode SE2branched from the m-th data line DLm and the second drain electrode DE2spaced apart from the second source electrode SE2are on the semiconductor layer ACT.

The third transistor TR3outputs the data voltage provided through the second drain electrode DE2in response to the gate signal provided from an (n+1)-th gate line GLn+1. The third transistor TR3includes a third gate electrode GE3branched from the (n+1)-th gate line GLn+1, a third source electrode SE3connected to the second drain electrode DE2, and a third drain electrode DE3spaced apart from the source electrode SE3in a predetermined distance. Although not shown in figures, the first insulating layer123is on the third gate electrode GE3and the semiconductor layer ACT is on the first insulating layer123. In addition, the third source electrode SE3and the third drain electrode DE3are on the semiconductor layer ACT.

The second distribution electrode DCE2is electrically connected to the third drain electrode DE3. The second distribution electrode DCE2may be disposed on the same layer as the third drain electrode DE3and integrally formed with the third drain electrode DE3, such that the second distribution electrode CDE2and the third drain electrode DE3collectively form a single, unitary, indivisible member.

The first distribution electrode DCE1is extended from the first storage line SL1to face the second distribution electrode DCE2. The first distribution electrode DCE1and the second distribution electrode DCE2form a distribution capacitor.

The second substrate120further includes a second insulating layer126on the second base substrate121to cover the first to third source electrodes SE1, SE2, and SE3, the first to third drain electrodes DE1, DE2, and DE3, and the second distribution electrode DCE2. The second insulating layer126includes silicon nitride (SiNx) or silicon oxide (SiO2).

The first pixel electrode PE1and the second electrode PE2are disposed on the second insulating layer126and spaced apart from each other while interposing the first and second transistors TR1and TR2therebetween. Each of the first and second pixel electrodes PE1and PE2has a rectangular shape.

In detail, the first pixel electrode PE1includes a cross-shape trunk portion having a horizontal trunk portion and a vertical trunk portion, an outer portion disposed at ends of the first pixel electrode PE1, and a protrusion portion protruded from a left side lower end of the outer portion and connected to the first drain electrode DE1through a first contact hole H1which extends through a thickness of the second insulating layer126. The first storage line SL1is extended in the first and second directions D1and D2to surround the first pixel electrode PE1, thereby preventing a light leakage.

The second pixel electrode PE2includes a cross-shape trunk portion having a horizontal trunk portion and a vertical trunk portion, an upper horizontal portion, a lower horizontal portion, and a protrusion portion protruded from the vertical trunk portion and connected to the second drain electrode DE2through a second contact hole H2which extends through the thickness of the second insulating layer126.

Each of the first pixel electrode PE1and the second pixel electrode PE2is divided into four sub-areas by the cross-shaped trunk portion and each sub-area includes a plurality of branch portions outwardly extended from the cross-shaped trunk portion and inclined to the gate line GL. The angle between the gate line GL and the branch portions is from about 45 degrees to about 135 degrees.

Sides of the branch portions of the first and second pixel electrodes PE1and PE2distort an electric field of the liquid crystal layer to cause horizontal components of the electric field vertical to the sides of the branch portions, and an inclination direction of liquid crystal molecules in the liquid crystal layer depends on the horizontal components of the electric field. Accordingly, the liquid crystal molecules tend to be inclined toward a direction vertical to the sides of the branch portions. However, since the direction of the horizontal components of the electric field is opposite to that of the horizontal components of the electric field caused by adjacent branch portions and a width of the branch portions or a distance between the branch portions is narrower than a cell gap of the liquid crystal layer130, the liquid crystal molecules are inclined in a direction substantially parallel to a longitudinal direction of the branch portions.

As described above, since each of the first and second pixel electrodes PE1and PE2includes the four sub-areas in which the branch portions have different longitudinal directions from each other, the liquid crystal molecules in liquid crystal layer130are inclined in four directions. As a result, a viewing angle of a liquid crystal display may be improved.

The second substrate120further includes a plurality of sensors. Referring toFIG. 2, for instance, the sensors of the second substrate120include a first sensor S1sensing an infrared ray and a second sensor S2sensing a white light. When a sensor included in one pixel unit PU of the pixel units PU is referred to as a first sensor S1, a sensor included in a pixel unit PU adjacent to the one pixel unit PU in a direction substantially perpendicular to the direction in which the first, second, and third sub-pixels S-PX1, S-PX2, and S-PX3are arranged may be referred to as a second sensor S2. In addition, the first sensor S1is arranged in an odd-numbered pixel row and the second sensor S2is arranged in an even-numbered pixel row.

In the illustrated exemplary embodiment, since the first sensors S1have the same structure and function, one first sensor S1will be described as a representative example and details of other first sensors will be omitted. In addition, the second sensors S2have the same structure and function, one second sensor S2will be described as a representative example and details of other second sensors will be omitted.

The first sensor S1includes a switching transistor SW, a first sensor transistor ST1, and a charging capacitor Cs. The first sensor S1further includes a first gate line GL1, a first readout lint RL, a first bias line BL1, and a second bias line BL2. The first gate line GL1is connected to the first and second transistors TR1and TR2.

The first bias line BL1transmits a first bias voltage. The first bias line BL1is extended in the first direction D1and disposed on the same layer as the first gate line GL1.

The second bias line BL2transmits a second bias voltage different the first bias voltage. A first readout line RL is connected to the switching transistor SW to receive a sensing signal output from the switching transistor SW. The first readout line RL and the second bias line BL2are extended in the second direction D2and substantially parallel to a first data line DL1. In addition, the first readout line RL and the second bias line BL2may be disposed on the same layer as the first data line DL1.

The first sensor transistor ST1senses the infrared ray and outputs the sensing signal according to the sensed light amount. The first sensor transistor ST1includes a first sensing electrode SSE1, a second sensing electrode SSE2, a first sensor layer SEN1, and a first sensor gate electrode SGE1.

The first sensor gate electrode SGE1is connected to the first bias line BL1. The first sensor gate electrode SGE1is disposed on the same layer as the first gate electrode GE1of the first transistor TR1.

A filter BPF is disposed between the first sensor gate electrode SGE1and the second base substrate121to transmit the light having the infrared ray wavelength and block the light having another wavelength. The filter BPF may include silicon germanium (SiGe). The filter BPF receives the first bias voltage from the first sensor gate electrode SGE1and the first bias voltage has a negative polarity.

The first sensor gate electrode SGE1and the filter BPF are covered by the first insulating layer123and the first sensor layer SEN1is disposed on the filter BPF. The first sensor layer SEN1may include silicon germanium (SiGe) as the filter BPF.

The first sensing electrode SSE1is disposed on the first sensor layer SEN1. The first sensing electrode SSE1is connected to the second bias line BL2. The second bias voltage has a level different from that of the first bias voltage. The second bias line BL2is disposed on the same layer as the first sensing electrode SSE1.

The first sensing electrode SSE1includes a plurality of first branch electrodes extended in the first direction D1, and a connection portion extended in the second direction D2to connect the first branch electrodes to each other. The second sensing electrode SSE2is disposed on the first sensor layer SEN1and spaced apart from the first sensing electrode SSE1. The second sensing electrode SSE2includes a plurality of second branch electrodes extended in the first direction D1, and a connection portion connecting the second branch electrodes to each other. The first branch electrodes are alternately arranged with the second branch electrodes.

The first sensing electrode SSE1and the second sensing electrode SSE2are disposed on the same layer as the first source electrode SE1of the first transistor TR1.

The charging capacitor Cs includes a first charging electrode SCE1and a second charging electrode SCE2. The first charging electrode SCE1is disposed on the same layer as the first sensor gate electrode SGE1. The first insulating layer123covers the first charging electrode SCE1and includes a third contact hole H3to expose a portion of the first charging electrode SCE1.

The second charging electrode SCE2is disposed on the first charging electrode SCE1. The second charging electrode SCE2is connected to the first drain electrode DE1and disposed on the same layer as the first drain electrode DE1. The second charging electrode SCE2is insulated from the first charging electrode SCE1by the first insulating layer123. The first charging electrode SCE1and the second charging electrode SCE2form the charging capacitor Cs.

The second insulating layer126covers the second charging electrode SCE2, the first source electrode SE1, the first drain electrode DE1, and the second bias line BL2. The second insulating layer126includes a fourth contact hole H4to expose a portion of the second bias line BL2, and the third contact hole H3corresponding to a third contact hole H3extending through the first insulating layer123to expose the portion of the first charging electrode SCE1. The first charging electrode SCE1and the second bias line BL2are connected to each other by a connection electrode CNE disposed on the second insulating layer126through the third and fourth contact holes H3and H4. The first charging electrode SCE1receives the second bias voltage from the second bias line BL2through the connection electrode CNE.

The switching transistor SW outputs the sensing signal in response to the gate signal. The switching transistor SW includes a fourth gate electrode GE4, a fourth source electrode SE4, and a fourth drain electrode DE4.

The fourth gate electrode GE4is branched from the first gate line GL1. The fourth gate electrode GE4is disposed on the same layer as the first, second, and third gate electrodes GE1, GE2, and GE3of the first, second, and third transistors TR1, TR2, and TR3. The fourth gate electrode GE4is covered by the first insulating layer123and the semiconductor layer ACT is disposed on the fourth gate electrode GE4.

The fourth source electrode SE4is disposed on the semiconductor layer ACT. The fourth source electrode SE4is connected to the second sensing electrode SSE2and the second charging electrode SCE2to output the sensing signal.

The fourth drain electrode DE4is spaced apart from the fourth source electrode SE4. The fourth source electrode SE4and the fourth drain electrode DE4are disposed on the same layer as the first source electrode SE1. In addition, the fourth drain electrode DE4is connected to the first readout line RL and applies the sensing signal to the first readout line RL.

The second sensor S2includes the switching transistor SW, a second sensor transistor ST2, and the charging capacitor Cs. The second sensor S2further includes the first gate line GL1, the first readout line RL, the first bias line BL1, and the second bias line BL2. In the illustrated exemplary embodiment, the switching transistor SW and the charging capacitor Cs of the second sensor S2have the same structure and function as those of the switching transistor SW and the charging capacitor Cs of the first sensor S1, and thus details thereof will be omitted and assigned the same numerals.

The second sensor transistor ST2senses the white light and outputs the sensing signal. The second sensor transistor ST2includes a first sensing electrode SSE1, a second sensing electrode SSE2, a second sensor layer SEN2, and a second sensor gate electrode SGE2.

The second sensor gate electrode SGE2is connected to the first bias line BL1. The first sensor gate electrode SGE1is disposed on the same layer as the first gate electrode GE1of the first transistor TR1.

The second sensor gate electrode SGE2is covered by the first insulating layer123and the second sensor layer SEN2is disposed on the second sensor gate electrode SGE2. The second sensor layer SEN2may include amorphous silicon a-Si. The second sensor layer SEN2may be activated by the white light incident thereto.

The first sensing electrode SSE1of the second sensor transistor ST2is disposed on the second sensor layer SEN2. The first sensing electrode SSE1is connected to the second bias line BL2. The first sensing electrode SSE1includes a plurality of first branch electrodes extended in the first direction D1and a connection portion extended in the second direction D2to connect the first branch electrodes. The second sensing electrode SSE2is spaced apart from the first sensing electrode SSE1and disposed on the second sensor layer SEN2. The second sensing electrode SSE2includes a plurality of second branch electrodes extended in the first direction D1and a connection portion connecting the second branch electrodes. The first branch electrodes are alternately arranged with the second branch electrodes in the second direction D2. The first sensing electrode SSE1and the second sensing electrode SSE2are disposed on the same layer as the first source electrode SE1of the first transistor TR1.

The second insulating layer126covers the second charging electrode SCE2of the charging capacitor Cs, the first source electrode SE1, the first drain electrode DE1, and the second bias line BL2. The second insulating layer126includes the fourth contact hole H4to expose the portion of the second bias line BL2, and the third contact hole H3corresponding to the third contact hole H3extended through a thickness the first insulating layer123to expose the portion of the first charging electrode SCE1. The first charging electrode SCE1and the second bias line BL2are connected to each other by the connection electrode CNE disposed on the second insulating layer126through the third and fourth contact holes H3and H4. The first charging electrode SCE1receives the second bias voltage from the second bias line BL2through the connection electrode CNE.

In the illustrated exemplary embodiment, the display panel includes the first sensors S1alternately arranged with the second sensors S2, but they should not be limited thereto or thereby. That is, the display panel may include only the first sensors S1or only the second sensors S2.

The first substrate110includes a first base substrate111facing the second base substrate121, and a color filter (not shown), a light blocking member BM, and a common electrode CE disposed on the first base substrate111.

The color filter is disposed on the first base substrate111to correspond to (e.g., overlap) the first pixel electrode PE1and the second pixel electrode PE2. The color filter has one of red, green and blue colors.

The light blocking matrix BM is disposed in areas in which the first and second sensors S1and S2are disposed. The light blocking member BM prevents the light from the backlight unit200from being incident to the first and second sensors S1and S2. In the illustrated exemplary embodiment, the light blocking member BM includes a material having a light transmittance of about 5%. This is to prevent the first and second sensors S1and S2from being malfunctioned by an external light transmitting through the light blocking member BM.

The common electrode CE includes a transparent material, such as indium tin oxide (“ITO”), indium zinc oxide (“IZO”), etc., and is disposed over the first base substrate111. The common electrode CE faces the first pixel electrode PE1and a second pixel electrode PE2while interposing the liquid crystal layer130therebetween. Thus, the common electrode CE and the first pixel electrode PE1form a first liquid crystal capacitor, and the common electrode CE and the second pixel electrode PE2form a second liquid crystal capacitor.

In the illustrated exemplary embodiment, the color filter and the light blocking member BM are disposed on the first substrate110, but the color filter and the light blocking member BM may be disposed on the second substrate120according to alternative embodiments.

FIGS. 6A to 6Gare plan views showing an exemplary embodiment of a method of manufacturing a display apparatus according to the invention.

Referring toFIG. 6A, a silicon germanium layer is formed on the second base substrate121. The silicon germanium layer may be formed by a chemical vapor deposition process. The silicon germanium layer is patterned by an etch process to form the filter BPF. The silicon germanium layer reacts with the light to have conductivity.

Referring toFIG. 6B, a gate metal is formed on the second base substrate121by a sputtering process. The gate metal has a single-layer structure of chromium, aluminum, molybdenum, or copper, or a multi-layer structure of metals.

Then, the gate metal is patterned to form the first, third, and fourth gate electrodes GE1, GE3, and GE4, the first and second sensor gate electrodes SGE1and SGE2, the storage line SL, the gate lines GL, the first bias line BL1, the first distribution electrode DCE1, and the first charging electrode SCE1. The first sensor gate electrode SGE1is formed on (e.g., overlapping) the filter BPF.

The first insulating layer123is formed on the second base substrate121to cover the first, third, and fourth gate electrodes GE1, GE3, and GE4, the first and second sensor gate electrodes SGE1and SGE2, the storage line SL, the gate lines GL, the first bias line BL1, the first distribution electrode DCE1, the first charging electrode SCE1, and the filter BPF.

As shown inFIG. 6C, the semiconductor layer ACT is formed on the first insulating layer123to correspond to (e.g., overlap) the first, third, and fourth gate electrodes GE1, GE3, and GE4, and the second sensor layer SEN2is formed on the second sensor gate electrode SGE2. The second sensor layer SEN2and the semiconductor layer ACT may be formed of the amorphous silicon.

Referring toFIG. 6D, the first sensor layer SEN1is formed on the first insulating layer123to correspond to the filter BPF. The first sensor layer SEN1may be formed of a silicon germanium.

Referring toFIG. 6E, a data metal is formed on the second base substrate121and then patterned to form the data lines DL, the second bias line BL2, the second distribution electrode DCE2, the second charging electrode SCE2, the first sensing electrode SSE1, the second sensing electrode SSE2, the readout lines RL, the first, second, third, and fourth source electrodes SE1, SE2, SE3, and SE4, and the first, second, third, and fourth drain electrodes DE1, DE2, DE3, and DE4.

As shown inFIG. 6F, the second insulating layer126is formed on the second base substrate121to cover the first, second, and third transistors TR1, TR2, and TR3and the second charging electrode SCE2. The second insulating layer126is formed of an inorganic material, such as silicon nitride (SiNx).

The second insulating layer126is provided with the first and second contact holes H1and H2formed therethrough to respectively connect the first and second pixel electrodes PE1and PE2to the first and second drain electrodes DE1and DE2. The first contact hole H1is disposed on the first drain electrode DE1and the second contact hole H2is disposed on the second drain electrode DE2.

In addition, the second insulating layer126is provided with the third contact hole H3to expose the portion of the first charging electrode SCE1and the fourth contact hole H4to expose the portion of the second bias line BL2. The third contact hole H3is formed through not only the second insulating layer126but also the first insulating layer123to expose the portion of the first charging electrode SCE1.

Referring toFIG. 6G, the transparent conductive layer is formed on the second insulating layer126using indium tin oxide or indium zinc oxide. Then, the transparent conductive layer is patterned to form the first pixel electrode PE1, the second pixel electrode PE2, and the connection electrode CNE.

The first pixel electrode PE1is electrically connected to the first drain electrode DE1through the first contact hole H1and the second pixel electrode PE2is electrically connected to the second drain electrode DE2through the second contact hole H2. In addition, the connection electrode CNE connects the first charging electrode SCE1and the second bias line BL2through the third and fourth contact holes H3and H4.

Although not shown in figures, the color filter is formed on the first base substrate111to correspond to the first and second pixel electrodes PE1and PE2, and a light blocking member BM is formed on the first base substrate111to correspond to the first and second sensors. In addition, the common electrode CE is formed on the color filter and the light blocking member. The liquid crystal layer130is disposed between the first substrate110and the second substrate120. The liquid crystal layer130may include vertically aligned liquid crystals.

According to the above, the pixel and the sensor may be formed by one single process. Thus, a manufacturing process time for the display apparatus may be reduced, thereby improving the productivity.

Although the exemplary embodiments of the invention have been described, it is understood that the invention should not be limited to these exemplary embodiments but various changes and modifications can be made by one ordinary skilled in the art within the spirit and scope of the invention as hereinafter claimed.