Method of forming selective polysilicon wiring layer to source, drain and emitter regions by implantation through polysilicon layer

A method of manufacturing a semiconductor device, comprises the process of forming first and second well regions, which are of N-type and P-type, respectively, in a silicon body, forming a base layer of P-type in the first well region, forming an emitter layer of N-type in the base layer, forming source and drain layers of N-type in the second well region, forming a polysilicon emitter electrode on the emitter layer, and ion-implanting impurities of N-type into an interface between the emitter layer and the emitter electrode, so as to break down an insulative layer at the interface.

BACKGROUND OF THE INVENTION 
The present invention relates to a method of manufacturing a semiconductor 
device, which includes the step of connecting source and drain regions of 
an MIS semiconductor device to polysilicon wiring layers. 
Multilayer wiring techniques have been recently employed to increase the 
packing density of semiconductor devices. Together with this, a new and 
improved MOS semiconductor device has been developed. This device has 
polysilicon wiring layers connected to its source and drain regions. A 
conventional MOS semiconductor device (e.g., an n-channel MOS 
semiconductor device) is manufactured as follows. 
After a field oxide film as an element isolation region is formed in a 
major surface of a N-type silicon substrate to surround an island region, 
thermal oxidation is performed to form a gate oxide film on the island 
region. Subsequently, a polysilicon film as a gate electrode material is 
formed to cover the entire surface of the substrate and patterned to form 
a gate electrode. An n-type impurity, e.g., phosphorus is ion-implanted in 
part of the island region by using the field oxide film and the gate 
electrode as masks. The ion-implanted regions are activated to form 
N.sup.+ -type source and drain regions. A CVD-SiO.sub.2 film as an 
insulating layer is formed on the major surface of the substrate, and 
contact holes are formed in the CVD-SiO.sub.2 film at positions 
corresponding to the source and drain regions. A poly-crystalline silicon 
(polysilicon) film is formed to cover the entire surface of the resultant 
structure. Phosphorus diffusion or ion implantation is performed in the 
polysilicon film, and annealing is then performed at a temperature of 
950.degree. C. or higher to thermally break down a natural oxide film 
formed at an interface between the N.sup.+ -type source and drain regions 
and the polysilicon film, thereby establishing an ohmic contact 
therebetween. Thereafter, the polysilicon film is patterned to form source 
and drain electrodes electrically connected to the source and drain 
regions, respectively. 
In the conventional MOS semiconductor device, the source and drain regions 
must be shallow to increase the packing density. For this purpose, low 
temperature annealing is performed to form the source and drain regions, 
thereby preventing the impurity from redistribution. For this reason, 
unlike in the conventional technique, high temperature annealing cannot be 
performed. As a result, the natural oxide film formed at the interface 
between the source and drain regions and the polysilicon film cannot be 
sufficiently broken down. Therefore, no ohmic contact can be established 
between the source and drain regions and the polysilicon wiring layer. 
SUMMARY OF THE INVENTION 
It is an object of the present invention to provide a method of 
manufacturing a highly integrated high-speed semiconductor device, wherein 
a good ohmic contact can be established between a polysilicon or 
monocrystalline silicon conductive region and a polysilicon wiring layer 
even if low temperature annealing for shallow source and drain regions is 
performed.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 
The semiconductor device-manufacturing method according to the first 
embodiment will be described with reference to FIGS. 1A to 1E. 
N-type epitaxial layer 11 is formed on P-type silicon crystalline substrate 
10 of an impurity concentration of 5.times.10.sup.l5 /cm.sup.3. P-type 
impurities, such as boron and N-type impurities such as phosphor, are 
diffused in selected parts of epitaxial layer 11, thereby forming P-type 
well region 12, N-type well region 15 and P-type isolation region 13, 
respectively. These regions 12, 13, 15 are formed such that they have an 
impurity concentration of 2.times.10.sup.16 .about.8.times.10.sup.16 
/cm.sup.3. Consequently, epitaxial layer 11 includes first and second 
N-type well regions 14 and 15, in addition to P-type well region 12. First 
N-type well region 14 is adjacent to P-type well region 12, and second 
N-type well region 15 is separated from region 14 by isolation region 13. 
When forming epitaxial layer 11, antimony is introduced into that portion 
of substrate 10 on which N-type well region 14 is to be grown, thereby 
allowing n.sup.+ region 32 with an impurity concentiation of 
5.times.10.sup.19 /cm.sup.3 to be formed between first N-type well region 
14 and substrate 10 at the time of epitaxial growth. Field oxide film 16 
is formed on the major surface of the resultant semiconductor body (i.e., 
on the upper side of epitaxial layer 11), except for the central portions 
of regions 12, 14 and 15. Phosphor is ion-implanted between P- and N-type 
well regions 12, 14 through field oxide film under the condition of 60 
KeV, and 1.times.10.sup.16 /cm.sup.3 to form N.sup.+ -type region 14a. 
Gate oxide film 17 with a thickness of 150 .ANG. is formed on these 
central portions, i.e., the portions of epitaxial layer 11 which remain 
exposed. Next, boron is ion-implanted into first N-type well region 14 
through gate oxide film 17 by use of a predetermined mask, thereby forming 
P-type base layer 18 on the upper side of first N-type well region 14. The 
amount of ions to be introduced into first N-type well region 14 is 
controlled such that base layer 18 has an impurity concentration of 
1.times.10.sup.18 /cm.sup.3. Thereafter, first polysilicon film 19 of a 
1000.about.1500 .ANG. A thickness is formed on both field oxide film 16 
and gate oxide film 17, using the CVD method. That part of gate oxide film 
17 which is located above first N-type well region 14 and the 
corresponding part of polysilicon film 19 are removed by selective 
etching, so as to form an emitter opening that exposes part of base layer 
18 (FIG. 1A). 
Second polysilicon film 20 of a 500.about.700 .ANG. thickness is formed on 
first polysilicon film 19 and on that portion of base layer 18 which is 
exposed through the emitter opening, by using the CVD method. Next, 
arsenic is introduced into base layer 18 through second polysilicon layer 
20, thereby forming N-type emitter layer 21. By this ion-implantation of 
arsenic the specific resistance of second polysilicon film 20 is reduced, 
and, simultaneously, a thin insulation layer which may be formed between 
emitter layer 21 and second polysilicon film 20 is broken down. The 
impurities used for these purposes are not limited to arsenic; other 
impurities may be used as long as they are of the same conductivity type 
as emitter layer 21. The impurities used for breaking down the insulation 
layer also enter emitter layer 21, so that the final impurity 
concentration of emitter layer 21 is 0.5.about.1.times.l0.sup.2l 
/cm.sup.3. In this embodiment, the ion-implantation of arsenic is carried 
out with a concentration of 5.times.10.sup.l5 /cm.sup.2, by use of an 
accelerating voltage of 60 KeV. In order to reliably break down the 
insulation layer without adversely affecting the other portions, it is 
preferable that the impurity concentration is within the range of 
5.times.10.sup.15 to 2.times.l0.sup.l6 /cm.sup.2. 
Next, the resultant semiconductor body is thermally treated for 5.about.30 
seconds at a temperature of 1,000.degree. C.-1,150.degree. C., so as to 
activate the ion-implanted layers (FIG. lB). Before this heating step, an 
oxide film may be provided on polysilicon film 20 to prevent the outer 
diffusion of arsenic through the film 20. 
The composite film, including gate oxide film 17 and first and second 
polysilicon films 19 and 20, is removed by selective etching in such a 
manner that it remains only at the following locations: in the center of 
the upper side of p-type well region 12; in the center of the upper side 
of second n-type well region 15; and on emitter layer above first n-type 
well region and on that portion of base layer 18 which is located in the 
vicinity of emitter layer 21. The composite films remaining at these 
locations will be indicated by 22, 23 and 24, respectively (FIG. 1C). 
N-type impurities, such as arsenic, are ion-implanted into p-type well 
region 12, using composite film 22 and field oxide film 16 as masks, 
thereby forming N-type source and drain layers 25 and 26. The source and 
drain layers 25, 26 may be formed to have an N.sup.- -type region and 
N.sup.+ -type region by a connectional lightly doped drain (LDD) method. 
As a result an N-channel MOS-FET, the gate electrode of which is 
constituted by the polysilicon films of composite film 22, is formed in 
P-type well region 12. 
Next, P-type impurities, such as BF.sub.2, are ion-implanted into second 
N-type well region 15, using composite film 23 and field oxide film 16 as 
masks, thereby forming P-type source and drain layers 27 and 28. As a 
result, a P-channel MOS-FET, the gate electrode of which is constituted by 
the polysilicon films of composite film 23, is formed in second N-type 
well region 15. The P-type impurities are also ion-implanted into first 
N-type well region 14, using field oxide film 16 and composite film 24 as 
masks. After this ion-implantation, P.sup.+ -layer 29, to which an 
electrode is attached, is formed in base layer 18 (FIG. 1D). The 
ion-implantation for forming P.sup.+ -layer 29 may be carried out when the 
ion-implantation for forming P-type source and drain layers 27 and 28 is 
being performed. Alternatively, it may be carried out before or after the 
ion-implantation. 
The ion-implantation of n-type impurities need not precede the 
ion-implantation of p-type impurities. The former ion-implantation may be 
carried out after the latter. 
The upper side of the resultant semiconductor body is entirely covered with 
silicon oxide film 30 (FIG. 1E). 
The semiconductor body is then processed by conventional techniques, to 
obtain a semiconductor device. Specifically, contact holes are formed at 
predetermined locations of silicon oxide film 30, and a conductive 
material, such as aluminum, is deposited into the contact holes and on 
silicon oxide film 30. By patterning the conductive material, electrodes 
are formed, thus obtaining the semiconductor device. 
The method according to the second embodiment will be described with 
reference to FIGS. 2A to 2C. 
The semiconductor device manufactured by the method of the second 
embodiment has similar portions to those in the first embodiment. Similar 
portions will be indicated by the same reference numerals, and a detailed 
description thereof will be omitted. 
As can be seen from FIG. 2A, the method of the second embodiment is similar 
to that of the first embodiment until the step of forming first 
polysilicon film 19 on both field oxide film 16 and gate oxide film 17. 
Therefore, only the steps following this step will be described. 
In the second embodiment, polysilicon film 19 and gate oxide film 17 
constitute a composite film. The portions of this composite film which are 
located on the upper sides of P-type well region 12 and second N-type well 
region 15 are removed by selective etching in such a manner that the 
composite film remains only in the centers of these regions 12 and 15. 
That portion of the composite film which is located on the upper side of 
first N-type well region 14 is removed such that base layer 18 is exposed 
in part. Thereafter, N-type impurities are ion-implanted into the exposed 
portions of P-type well region 12, thereby forming N-type source and drain 
layers 25 and 26. Likewise, P-type impurities are ion-implanted 
selectively into the exposed portions of second N-type well region 15 and 
into the exposed portion of first N-type well region 14, thereby forming 
P-type source and drain layers 27 and 28 in second N-type well region 15 
and forming P.sup.+ -layer 29 in base layer 18. (FIG. 2B) As a result, an 
N-channel MOS-FET is formed in P-type well region 12, and a P-type MOS-FET 
is formed in second N-type well region 15. The ion-implantation of the 
P-type impurities and that of the N-type impurities need not be performed 
in the order mentioned; they may be performed in an arbitrary order. 
Further, the regions into which the impurities are ion-implanted need not 
be exposed beforehand. In other words, the ion-implantation may be carried 
out without removing the gate insulation film. 
Next, the composite film remaining on first N-type well region 14 is 
removed, and then the upper side of the resultant semiconductor body is 
entirely covered with silicon oxide film 30. A contact hole is formed in 
those portions of silicon oxide film 30 which are located above activating 
layers. (In FIG. 2C, such a contact hole is located above base layer 18 
and above N-type source layer 25.) Polysilicon film 31 is formed on 
silicon oxide film 30 and in the contact holes. Polysilicon film 31 is 
patterned such that at least the portions around the contact holes remain. 
By ion-implanting n-type impurities into the interface between the 
semiconductor body and the portions of polysilicon film 31 which are 
located in the contact holes, the insulating film at the interface is 
broken down. Thereafter, the resultant structure is subjected to thermal 
treatment, whereby emitter layer 21 is formed in base layer 18 by use of 
the n-type impurities that are ion-implanted. As a result, an emitter 
electrode and a source electrode for the n-channel MOS-FET are formed by 
polysilicon film 31. Incidentally, the ion-implantation of the n-type 
impurities may be carried out after patterning polysilicon film 31. 
The emitter layer may be formed by carrying out ion implantation of 
impurities. This ion-implantation may be performed before the 
ion-implantation process for breaking down the insulation film. 
Alternatively, it may be performed simultaneously when the 
ion-implantation for breaking down the insulating layer is being carried 
out.