MULTILAYER CERAMIC CAPACITOR

In a multilayer ceramic capacitor, a dimension of each of first and second extension portions in a width direction is less than a dimension of a first counter electrode portion in the width direction, and a dimension from a side of each of the first and second extension portions near a first lateral surface to the first lateral surface in the width direction and a dimension from a side of each of the first and second extension portions near a second lateral surface to the second lateral surface in the width direction are each greater than the dimension of each of the first and second extension portions in the width direction.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a multilayer ceramic capacitor.

2. Description of the Related Art

A capacitor has been provided with the aim to reduce cracks in an element or to reduce separation of an element and an external electrode from each other. Japanese Unexamined Patent Application, Publication No. 2018-170355 discloses a capacitor in which the porosity of a sintered electrode layer of an external electrode is adjusted to accomplish the aim.

SUMMARY OF THE INVENTION

Unfortunately, while an increase in the capacitance of a capacitor results in an increase in the number of electrode layers stacked, delamination is not adequately reduced.

Example embodiments of the present invention provide capacitors that each further reduce delamination.

A multilayer ceramic capacitor according to an example embodiment of the present invention including a multilayer body including a plurality of dielectric layers stacked, and a plurality of internal electrode layers each stacked on an associated one of the dielectric layers, the multilayer body including first and second main surfaces that face each other in a lamination direction, first and second end surfaces that face each other in a length direction orthogonal or substantially orthogonal to the lamination direction, and first and second lateral surfaces that face each other in a width direction orthogonal or substantially orthogonal to the lamination direction and the length direction, the plurality of internal electrode layers further including a plurality of first internal electrode layers on the plurality of dielectric layers, the first internal electrode layers extending to the first and second end surfaces, and a plurality of second internal electrode layers on the plurality of dielectric layers, the second internal electrode layers extending to the first and second lateral surfaces, a first external electrode on the first end surface, the first external electrode being connected to the first internal electrode layers, a second external electrode on the second end surface, the second external electrode being connected to the first internal electrode layers, a third external electrode on the first lateral surface, the third external electrode being connected to the second internal electrode layers, and a fourth external electrode on the second lateral surface, the fourth external electrode being connected to the second internal electrode layers, the first internal electrode layers each including a first counter electrode portion that faces an associated one of the second internal electrode layers with one of the dielectric layers interposed between the first counter electrode portion and the associated one of the second internal electrode layers, a first extension portion extending from the first counter electrode portion to the first end surface, and a second extension portion extending from the first counter electrode portion to the second end surface, the second internal electrode layers each including a second counter electrode portion that faces an associated one of the first internal electrode layers with one of the dielectric layers interposed between the second counter electrode portion and the associated one of the first internal electrode layers, a third extension portion extending from the second counter electrode portion to the first lateral surface, and a fourth extension portion extending from the second counter electrode portion to the second lateral surface, a dimension A of each of the first and second extension portions in the width direction being less than a dimension B of the first counter electrode portion in the width direction, a dimension W1from a side of each of the first and second extension portions near the first lateral surface to the first lateral surface in the width direction and a dimension W2from a side of each of the first and second extension portions near the second lateral surface to the second lateral surface in the width direction being each greater than the dimension A of each of the first and second extension portions in the width direction.

According to example embodiments of the present invention, it is possible to provide capacitors in which delamination is further reduced.

DETAILED DESCRIPTION OF THE EXAMPLE EMBODIMENTS

Example embodiments of the present invention will be described below with reference to the accompanying drawings. The same reference numerals are used to represent identical or equivalent elements in figures.

Outline of Structure of Multilayer Ceramic Capacitor

An outline of the structure of a multilayer ceramic capacitor1will be described with reference toFIGS.1to4.FIG.1is a perspective view illustrating a multilayer ceramic capacitor1according to this example embodiment,FIG.2is a perspective view of the multilayer ceramic capacitor taken along line I-I illustrated inFIG.1, andFIG.3is a cross-sectional view of the multilayer ceramic capacitor taken along line II-II illustrated inFIG.1.FIGS.4and5are cross-sectional views of the multilayer ceramic capacitor taken along line III-III illustrated inFIG.1.FIG.4illustrates a planar structure of a first internal electrode layer, andFIG.5illustrates a planar structure of a second internal electrode layer. As illustrated inFIG.1, the multilayer ceramic capacitor1includes a multilayer body2and external electrodes. The external electrodes include a first external electrode3, a second external electrode4, a third external electrode5, and a fourth external electrode6.

Definitions of Directions

FIGS.1to5each illustrate an XYZ orthogonal coordinate system. The X direction is the length direction L of the multilayer ceramic capacitor1, the Y direction is the width direction W of the multilayer ceramic capacitor1, and the Z direction is the lamination direction T of the multilayer ceramic capacitor1. Thus, the cross section illustrated inFIG.2is referred to also as the “LT cross section”, and the cross section illustrated inFIG.3is referred to also as the “WT cross section”. The cross section illustrated in each ofFIGS.4and5is referred to also as the “WL cross section”. The length direction L, the width direction W, and the lamination direction T are not always orthogonal to one another, and may intersect with one another.

Schematic Configuration of Multilayer Body

As illustrated inFIG.1, the multilayer body2is in the shape of a rectangular or substantially rectangular parallelepiped, and has first and second main surfaces TS1and TS2that face each other in the lamination direction T, first and second lateral surfaces WS1and WS2that face each other in the width direction W, and first and second end surfaces LS1and LS2that face each other in the length direction L. Corners and ridges of the multilayer body2are preferably rounded. The corners are portions of the multilayer body2at each of which three surfaces of the multilayer body2meet, and the ridges are portions of the multilayer body2at each of which two surfaces of the multilayer body2meet.

External Electrodes

The external electrodes will be described with reference toFIG.1. The external electrodes include the first external electrode3, the second external electrode4, the third external electrode5, and the fourth external electrode6as described above.

First External Electrode

The first external electrode3is located on the first end surface LS1of the multilayer body2. The first external electrode3extends from over the first end surface LS1to over a portion of the first main surface TS1, a portion of the second main surface TS2, a portion of the first lateral surface WS1, and a portion of the second lateral surface WS2. A portion of the first external electrode3located on the first end surface LS1of the multilayer body2is referred to as the “first end surface electrode portion3c”, portions of the first external electrode3covering the portion of the first main surface TS1and the portion of the second main surface TS2are referred to as the “first main surface electrode portions3a”, and portions of the first external electrode3covering the portion of the first lateral surface WS1and the portion of the second lateral surface WS2are referred to as the “first lateral surface electrode portions3b”.

Second External Electrode

The second external electrode4is located on the second end surface LS2of the multilayer body2. The second external electrode4has a structure similar to that of the first external electrode3. Specifically, the second external electrode4extends from over the second end surface LS2to over a portion of the first main surface TS1, a portion of the second main surface TS2, a portion of the first lateral surface WS1, and a portion of the second lateral surface WS2. A portion of the second external electrode4located on the second end surface LS2of the multilayer body2is referred to as the “second end surface electrode portion4c”, portions of the second external electrode4covering the portion of the first main surface TS1and the portion of the second main surface TS2are referred to as the “second main surface electrode portions4a”, and portions of the second external electrode4covering the portion of the first lateral surface WS1and the portion of the second lateral surface WS2are referred to as the “second lateral surface electrode portions4b”.

Third External Electrode

The third external electrode5is located on the first lateral surface WS1of the multilayer body2. The third external electrode5is located on a portion of the first lateral surface WS1in the length direction L (specifically, on a central portion of the first lateral surface WS1in the length direction L) without being located on the entire first lateral surface WS1. The third external electrode5extends from over the portion of the first lateral surface WS1to over a portion of the first main surface TS1and a portion of the second main surface TS2. A portion of the third external electrode5located on the first lateral surface WS1of the multilayer body2is referred to as the “third lateral surface electrode portion5b”, and portions of the third external electrode5covering the portion of the first main surface TS1and the portion of the second main surface TS2are referred to as the “third main surface electrode portions5a”.

Fourth External Electrode

The fourth external electrode6is located on the second lateral surface WS2of the multilayer body2. The fourth external electrode6has a structure similar to that of the third external electrode5. Specifically, the fourth external electrode6is located on a portion of the second lateral surface WS2in the length direction L (specifically, on a central portion of the second lateral surface WS2in the length direction L) without being located on the entire second lateral surface WS2. The fourth external electrode6extends from over the portion of the second lateral surface WS2to over a portion of the first main surface TS1and a portion of the second main surface TS2. A portion of the fourth external electrode6located on the second lateral surface WS2of the multilayer body2is referred to as the “fourth lateral surface electrode portion6b”, and portions of the fourth external electrode6covering the portion of the first main surface TS1and the portion of the second main surface TS2are referred to as the “fourth main surface electrode portions6a”.

Internal Electrode Layers

Internal electrode layers will be described with reference toFIGS.2to5. As illustrated inFIGS.2and3, the multilayer body2includes a plurality of dielectric layers7and a plurality of internal electrode layers stacked in the lamination direction T. The internal electrode layers include first internal electrode layers8and second internal electrode layers9.

Planar Structures of Internal Electrode Layers

The planar structures of each first internal electrode layer8and each second internal electrode layer9will be described with reference toFIGS.4and5. The planar structure as used herein refers to a structure observed as viewed in the lamination direction T of the multilayer ceramic capacitor1. The first and second internal electrode layers8and9each have a portion superimposed on an adjacent one of these internal electrode layers with one of the dielectric layers7interposed therebetween, and portions prevented from being superimposed on the adjacent internal electrode layer, when stacked. The superimposed portion is referred to as the “counter electrode portion”, and the portions prevented from being superimposed are referred to as the “extension portions”.

Counter Electrode Portion

As illustrated inFIGS.4and5, the counter electrode portion of each first internal electrode layer8is referred to as the “first counter electrode portion8a”, and the counter electrode portion of each second internal electrode layer9is referred to as the “second counter electrode portion9a”. The first and second counter electrode portions8aand9ahave the same planar structure. A capacitance is generated between each first counter electrode portion8aand the adjacent second counter electrode portion9asuperimposed one over the other. Thus, the multilayer ceramic capacitor1functions as a capacitor.

Extension Portions

The extension portions extend from the associated counter electrode portions to connect the counter electrode portions to the associated external electrodes. The extension portions of the first internal electrode layers8are different in position from those of the second internal electrode layers9. Each first internal electrode layer8has its extension portions positioned so as to be each connected to an associated one of the first and second external electrodes3and4. In contrast, each second internal electrode layer9has its extension portions positioned so as to be each connected to an associated one of the third and fourth external electrodes5and6. The extension portions of the first internal electrode layer8are referred to as the “first and second extension portions8band8c”, and the extension portions of the second internal electrode layer9are referred to as the “third and fourth extension portions9band9c”. The first extension portion8bconnects the first counter electrode portion8aand the first end surface electrode portion3ctogether. The second extension portion8cconnects the first counter electrode portion8aand the second end surface electrode portion4ctogether. The third extension portion9bconnects the second counter electrode portion9aand the third lateral surface electrode portion5btogether. The fourth extension portion9cconnects the second counter electrode portion9aand the fourth lateral surface electrode portion6btogether.

LT Cross Section

An LT cross section of the multilayer ceramic capacitor1will be described with reference toFIG.2. Large portions of each adjacent pair of the first and second internal electrode layers8and9in the length direction L of the multilayer ceramic capacitor1are superimposed one over the other. The superimposed portions each correspond to either the first counter electrode portion8aor the second counter electrode portion9a. The first internal electrode layers8have their first counter electrode portions8aconnected to the first end surface electrode portion3cthrough the associated first extension portions8b. Likewise, the first counter electrode portions8aare connected to the second end surface electrode portion4cthrough the associated second extension portions8c. In contrast, the second internal electrode layers9are connected to neither the first external electrode3nor the second external electrode4.

WT Cross Section

A WT cross section of the multilayer ceramic capacitor1will be described with reference toFIG.3. Large portions of each adjacent pair of the first and second internal electrode layers8and9in the width direction W of the multilayer ceramic capacitor1are superimposed one over the other. The superimposed portions each correspond to either the first counter electrode portion8aor the second counter electrode portion9a. The second internal electrode layers9have their second counter electrode portions9aconnected to the third lateral surface electrode portion5bthrough the associated third extension portions9b. Likewise, the second counter electrode portions9aare connected to the fourth lateral surface electrode portion6bthrough the associated fourth extension portions9c. In contrast, the first internal electrode layers8are connected to neither the third external electrode5nor the fourth external electrode6.

Feedthrough Electrode and Ground Electrode

As described above, the first internal electrode layers8are connected to the first and second external electrodes3and4. The first and second external electrodes3and4face each other in the length direction L, and each have the electrode portions located on five different surfaces of the multilayer body2. In contrast, the second internal electrode layers9are connected to the third and fourth external electrodes5and6. The third and fourth external electrodes5and6face each other in the width direction W, and each have the electrode portions located on three different surfaces of the multilayer body2. Such a configuration allows the multilayer ceramic capacitor1to function as a three-terminal capacitor. The first internal electrode layers8function as feedthrough electrodes of the three-terminal capacitor, and the second internal electrode layers9function as ground electrodes of the three-terminal capacitor.

Width of Extension Portion

The multilayer ceramic capacitor1according to the example embodiment of the present invention is characterized by the width of the extension portions. This will be described with reference toFIGS.4to6.

Width of Extension Portion of First Internal Electrode Layer

FIG.4is a cross-sectional view of a first internal electrode layer8of the multilayer ceramic capacitor1according to this example embodiment.FIG.6illustrates a planar structure of a first internal electrode layer80of a known multilayer ceramic capacitor10. As described above, the planar structure as used herein refers to a structure observed as viewed in the lamination direction T of the multilayer ceramic capacitor1. As is clear from a comparison betweenFIGS.4and6, the first and second extension portions8band8cof each first internal electrode layer8of this example embodiment have a smaller width in the width direction W than first and second extension portions80band80cof the known first internal electrode layer80do. The first counter electrode portion8aof the first internal electrode layer8of this example embodiment has the same shape as the first counter electrode portion80aof the known first internal electrode layer80. A specific description will now be given.

Dimensions of Extension Portions

InFIG.4, the character “A” denotes the dimension of each of the first and second extension portions8band8cin the width direction W. The character “B” denotes the dimension of the first counter electrode portion8ain the width direction W. In addition, the character “W1” denotes the dimension from the side of each of the first and second extension portions8band8cnear the first lateral surface WS1to the first lateral surface WS1in the width direction W. The character “W2” denotes the dimension from the side of each of the first and second extension portions8band8cnear the second lateral surface WS2to the second lateral surface WS2in the width direction W.

In the multilayer ceramic capacitor1of this example embodiment, the dimension A is less than the dimension B, and is less than each of the dimensions W1and W2. In other words, the expressions “dimension A<dimension B”, “dimension A<dimension W1”, and “dimension A<dimension W2” are satisfied.

Reduction in Separation

Thus, separation of the first and second extension portions8band8cfrom the adjacent dielectric layers7near the first and second extension portions8band8ccan be reduced. Furthermore, separation of portions of the dielectric layers7apart from the first and second extension portions8band8cfrom one another can be reduced.

Definitions of Regions

A region surrounded by each of the dotted lines inFIG.4is referred to as the “feedthrough extension region R1”. The reason for this is that the first internal electrode layers8function as the feedthrough electrodes of the three-terminal capacitor. A region corresponding to the first counter electrode portions8aof the first internal electrode layers8is referred to as the “effective region R2”. The reason for this is that each adjacent pair of the first and second counter electrode portions8aand9afacing each other allow a capacitance to be generated therebetween.

The first and second extension portions8band8cof the multilayer ceramic capacitor1of this example embodiment have their width in the width direction W reduced. This can reduce internal structural defects, such as separations, in the feedthrough extension region R1.

Cause of Delamination

A comparison between the effective region R2and the feedthrough extension region R1shows that delamination is more likely to occur in the feedthrough extension region R1than in the effective region R2. The term delamination as used herein refers to separation of an internal electrode layer and a dielectric layer in contact with each other in the lamination direction T from each other, separation of dielectric layers in contact with each other in the lamination direction T from each other, or any similar type of separation. As described above, the first counter electrode portions8ahave the same planar structure as the second counter electrode portions9a. Thus, in the effective region R2, the multilayer body2has a uniform or substantially uniform thickness. In addition, the effective region R2occupies a large region of the WL cross section of the multilayer body2. These causes make it difficult to produce delamination in the effective region R2. In contrast, each feedthrough extension region R1includes a portion including the first extension portions8bor the second extension portions8c, and a portion including only the dielectric layers7stacked. Thus, in the feedthrough extension region R1, the multilayer body2is less likely to have a uniform thickness. The proportion of the feedthrough extension region R1in the WL cross section of the multilayer body2is less than that of the effective region R2. Thus, the internal stress produced in the effective region R2tends to be greater than the interlayer adhesive strength in the feedthrough extension region R1. This makes it easier to produce delamination in the feedthrough extension region R1.

The greater the number of the internal electrode layers stacked (i.e., the number of stacked layers) is, the more easily delamination occurs. One of the reasons for this is that the internal stress produced in the effective region R2further increases. Another one of the reasons is that the multilayer body2is more likely to have a non-uniform thickness in the feedthrough extension region R1. There is a trend to increase the number of stacked layers to increase the capacitance of the multilayer ceramic capacitor1. For example, the combined total number of the first internal electrode layers8and the second internal electrode layers9stacked may be 200 or more. This makes it easier to produce delamination in the feedthrough extension region R1.

The first and second extension portions8band8cof each first internal electrode layer8are more likely to undergo delamination than the third and fourth extension portions9band9cof each second internal electrode layer9are. The reason for this is that regions of the three-terminal capacitor located on both sides of each of extension portions of each feedthrough electrode (i.e., the first and second extension portions8band8c) and including only the dielectric layers7stacked have a smaller area in the planar structure than those located on both sides of each of extension portions of each ground electrode (i.e., the third and fourth extension portions9band9c).

The first and second extension portions8band8cof the multilayer ceramic capacitor1of this example embodiment have their dimension in the width direction W reduced. Thus, even if the number of stacked layers is great, delamination is less likely to occur in the feedthrough extension region R1. Sufficiently large regions including only the dielectric layers7stacked can be provided on both sides of each of the first and second extension portions8band8cin the width direction W. This can improve the interlayer adhesion, and can enhance the interlayer adhesive strength.

Note that the above-described delamination may occur in various situations. For example, in the process of fabricating a multilayer ceramic capacitor1, in the process of mounting the multilayer ceramic capacitor1on a board, or during the use of the multilayer ceramic capacitor1as a portion of a product, delamination may occur.

In addition, the dimensions W1and W2are preferably greater than or equal to about 0.375×W′, for example, where W′ represents the dimension of the multilayer body2in the width direction W. The dimension A is preferably equal to or less than about 0.25×W′, for example. In other words, the expressions “W1≥0.375×W′” and “W2≥0.375×W′” are preferably satisfied, for example. The expression “A≤0.25×W′” is preferably satisfied, for example. These expressions will be described with reference toFIG.4. InFIG.4, W′ denotes the dimension of the multilayer body2in the width direction W. If attention is paid to one side of each extension portion in the width direction W, about ½ of the width of the extension portion in the width direction W is preferably equal to or less than about ⅛ of the dimension W′, for example. The first extension portion8binFIG.4will be described by way of example. One half of the width of the first extension portion8bin the width direction W (i.e., about ½ of the dimension A) is set to be equal to or less than about ⅛ of the dimension W′, for example. Setting the width of the first extension portion8bin the width direction W within the above-described range can further reduce delamination in the feedthrough extension region R1. The reason for this is that achieving a greater dimension W1can improve the interlayer adhesion, and can enhance the interlayer adhesive strength.

If the expression “½A≤⅛W′” is set to be satisfied, for example, the expression “W1≥0.375×W′” is derived from the expression “W1=½W′−½A”. A preferable range of the dimension W2is expressed by “W2≥0.375×W′”, for example, just like that of the dimension W1.

Furthermore, if the expression “½A≤⅛W′” is set to be satisfied, the expression “A ¼W′” is derived, and thus a preferable range of the dimension A is expressed by “A≤0.25W′”, for example.

Width of Extension Portion of Second Internal Electrode Layer

Each second internal electrode layer9will be described with reference toFIG.5. InFIG.5, the character “C” denotes the dimension of each of the third and fourth extension portions9band9cin the length direction L. The character “D” denotes the dimension of the second counter electrode portion9ain the length direction L. A region surrounded by each of the dotted lines inFIG.5is referred to as the “ground extension region R3”. The reason for this is that the second internal electrode layer9functions as a ground electrode of the three-terminal capacitor. In the multilayer ceramic capacitor1of this example embodiment, the dimension C is less than the dimension D. In other words, the expression “dimension C<dimension D” is satisfied. Thus, delamination is less likely to occur even near the third and fourth extension portions9band9c. Sufficiently large regions including only the dielectric layers7stacked can be provided on both sides of each of the third, fourth extension portions9b,9cin the length direction L. This can improve the interlayer adhesion, and can enhance the interlayer adhesive strength.

The dimension A is preferably equal to or less than about 1.5 times the dimension C, for example. In other words, the expression “the dimension A<1.5C” is preferably satisfied, for example. Thus, the ratio of the dimension of each of the first and second extension portions8band8cin the width direction W to that of each of the third and fourth extension portions9band9cin the length direction L can be relatively lower. This allows the internal stress produced in the effective region R2to be moderately shared by, and to be distributed among, the feedthrough extension region R1and the ground extension regions R3. This can further reduce delamination.

The relation between the above-described dimensions and delamination will be described with reference toFIG.7.FIG.7shows the relation between dimensions of different portions and delamination. The delamination shown inFIG.7was evaluated through a thermal shock test for a multilayer ceramic capacitor1alone. A requirement for the thermal shock is that 500 cycles be performed where each of the cycles is performed at +85° C. for 30 minutes and at −40° C. for 30 minutes. An evaluation was made, by visual observation, whether or not delamination had occurred. If no delamination was observed by visual observation, the evaluation result was determined to be “excellent” (indicated by the bullseye symbol (⊙)); if there was no practical problem while a slight sign of delamination was observed, the evaluation result was determined to be “good” (indicated by the circle symbol (◯)); and if delamination was observed, the evaluation result was determined to be a “fail” (indicated by the cross symbol (x)).

As shown in the second example, if the dimension A was less than the dimension B, and the dimensions W1and W2were each greater than the dimension A, the result of evaluating delamination was “excellent”. In contrast, as shown in the first comparative example, if the dimension A was not less than the dimension B, and the dimensions W1and W2were not each greater than the dimension A, the result of evaluating delamination was a “fail”.

A comparison between the second example and the fourth example shows that if the dimensions W1and W2were each greater than or equal to about 0.375×W′ (i.e., in the second example), the result of evaluating delamination was better than if the dimensions W1and W2were not each greater than or equal to about 0.375×W′ (i.e., than in the fourth example), for example.

A comparison between the second example and the fourth example shows that if the dimension A was less than or equal to about 0.25×W′ (i.e., in the second example), the result of evaluating delamination was better than if the dimension A was not less than or equal to about 0.25×W′ (i.e., than in the fourth example), for example.

A comparison between the second example and the third example shows that if the dimension C was less than the dimension D (i.e., in the second example), the result of evaluating delamination was better than if the dimension C was not less than the dimension D (i.e., than in the third example).

A comparison between the second example and the fifth example shows that if the dimension A was less than about 1.5 times the dimension C (i.e., in the second example), the result of evaluating delamination was better than if the dimension A was not less than about 1.5 times the dimension C (i.e., than in the fifth example), for example.

Materials and other elements of components will now be described.

Material of Dielectric

The plurality of dielectric layers7are made of a dielectric material. The dielectric material may be a dielectric ceramic including an ingredient, such as BaTiO3, CaTiO3, SrTiO3, or CaZrO3. The dielectric material may include an accessory ingredient, such as a Mn compound, an Fe compound, a Cr compound, a Co compound, or a Ni compound, added to these main ingredients.

Thickness and Number of Dielectric Layers

The thickness of the dielectric layers7is not specifically limited, but is preferably greater than or equal to about 0.5 μm and equal to or less than about 3.0 μm, for example. The number of the dielectric layers7is not specifically limited, but is preferably 200 or more, for example.

Material of Internal Electrode Layers

The first internal electrode layers8and the second internal electrode layers9include, for example, a metal Ni as the main ingredient. The first internal electrode layers8and the second internal electrode layers9may include at least one selected from a metal, such as Cu, Ag, Pd, or Au, or an alloy including at least one of these metals, such as an Ag—Pd alloy, as the main ingredient or as an ingredient except the main ingredient. The first internal electrode layers8and the second internal electrode layers9may further include dielectric particles in the same composition system as that of the ceramic contained in the dielectric layers7as an ingredient except the main ingredient. Note that the metal as the main ingredient as used herein is a metal component with the highest percentage by mass.

Thickness and Number of Internal Electrode Layers

The thickness of the first internal electrode layers8and the second internal electrode layers9is not specifically limited, but is preferably greater than or equal to about 0.4 μm and equal to or less than about 1.5 μm, for example. The total number of the first internal electrode layers8and the second internal electrode layers9is not specifically limited, but is preferably 200 or more, for example.

Material of External Electrodes

The external electrodes each include a base electrode, an inner plated layer, and an outer plated layer. The base electrode can be a sintered layer including a metal and glass. The metal includes Cu as the main ingredient. The metal may contain at least one selected from a metal, such as Ni, Ag, Pd, or Au, or an alloy, such as an Ag—Pd alloy, as the main ingredient or as an ingredient except the main ingredient. Examples of the glass include a glass component including at least one selected from B, Si, Ba, Mg, Al, Li, or any other material. Borosilicate glass can be used as a specific example of the glass. The inner plated layer can be made of at least one selected from a metal, such as Cu, Ni, Ag, Pd, or Au, or an alloy, such as an Ag—Pd alloy. The outer plated layer can be made of a metal, such as Sn.

Dimensions of Multilayer Body

The dimensions of the multilayer body2described above are not specifically limited. However, for example, the dimension from the first end surface LS1to the second end surface LS2of the multilayer ceramic capacitor1in the length direction L is preferably about 1.0 mm, the dimension from the first lateral surface WS1to the second lateral surface WS2of the multilayer ceramic capacitor1in the width direction W is preferably about 0.7 mm, and the dimension from the first main surface TS1to the second main surface TS2of the multilayer ceramic capacitor1in the lamination direction T is preferably about 0.5 mm, for example.

Measurement Method

Examples of a measurement method for the lengths of the dielectric layers7and the internal electrode layers include a process in which a cross section of a multilayer body exposed by polishing is observed with a scanning electron microscope. Resultant values can be set to be the average of values obtained by measuring a plurality of portions corresponding to a region to be measured.

Fabrication Method

An example of a typical method for fabricating a multilayer ceramic capacitor1will be described. First, dielectric sheets for dielectric layers7and electrically conductive paste for first and second internal electrode layers8and9are prepared. The dielectric sheets and the electrically conductive paste include a binder and a solvent. A known material can be used as each of the binder and the solvent. Next, the electrically conductive paste is printed on a dielectric sheet in a pattern of a first internal electrode layer8or a second internal electrode layer9to form an internal electrode layer pattern on the dielectric sheet. Screen printing, gravure printing, or any other method can be used as a method for forming an internal electrode layer pattern. Next, a predetermined number of outer-layer dielectric sheets on each of which the internal electrode layer pattern has not been printed are stacked. Inner-layer dielectric sheets on each of which the internal electrode layer pattern has been printed are successively stacked on a stack of the outer-layer dielectric sheets. Meanwhile, dielectric paste for thickness correction may be appropriately applied to portions of the dielectric sheets corresponding to side gap portions as needed. A predetermined number of outer-layer dielectric sheets on each of which the internal electrode layer pattern has not been printed are stacked on the resultant stack. Thus, a multilayer sheet is produced.

Next, the multilayer sheet is pressed in the lamination direction by isostatic pressing, for example, to produce a multilayer block. Next, the multilayer block is cut into a predetermined size to obtain a multilayer chip. At this time, corners and ridges of the multilayer chip are rounded by barrel polishing or any other process. Next, the multilayer chip is fired to produce a multilayer body2. Depending on the materials of the dielectric and the internal electrode layers, the firing temperature is preferably higher than or equal to about 900° C. and equal to or lower than about 1400° C., for example. Next, forming the external electrodes by a predetermined method can provide a multilayer ceramic capacitor1.