Display device, multi-screen display device using the same and method for manufacturing the same

Disclosed are a display device, a multi-screen display device using the same, which include a minimized bezel area and a method for manufacturing the display device. The display device including a display substrate including a plurality of subpixels respectively provided in a plurality of pixel areas defined by a plurality of data lines and a plurality of gate lines, a line substrate bonded to the display substrate by using a substrate bonding member and including a plurality of data routing lines, and a side data connection member provided on one side of each of the display substrate and the line substrate to connect the plurality of data lines to the plurality of gate lines in a one-to-one relationship.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of the Korean Patent Application No. 10-2016-0184460 filed on Dec. 30, 2016, which is hereby incorporated by reference as if fully set forth herein.

BACKGROUND

Technical Field

The present disclosure relates to a display device and a multi-screen display device using the same and method for manufacturing the same.

Description of the Related Art

Display devices are being widely used as a display screen of notebook computers, tablet computers, smartphones, portable display devices, and portable information devices in addition to a display screen of television (TVs) and monitors.

Liquid crystal display (LCD) devices and organic light emitting display devices display an image by using thin film transistors (TFTs) as switching elements. Since the LCD devices cannot self-emit light, the LCD devices display an image by using light emitted from a backlight unit which is disposed under a liquid crystal display panel. Since the LCD devices include a backlight unit, a design of the LCD devices is limited, and luminance and a response time are reduced. Since the organic light emitting display devices include an organic material, the organic light emitting display devices are vulnerable to water, causing a reduction in reliability and lifetime.

Recently, research and development on light emitting diode display devices including a light emitting device are being done. The light emitting diode display devices have high image quality and high reliability, and thus, are attracting much attention as next-generation display devices.

A related art light emitting diode display device is manufactured by transferring a light emitting device onto a thin film transistor (TFT) array substrate, and due to time taken in a transfer process for the light emitting device, current transfer technology is more advantageous to display devices having a relatively large size than panels having a relatively small size.

However, the related art light emitting diode display device includes a pad part connected to pixel driving lines of a display substrate and an instrument for covering a display driving circuit unit attached on the pad part, and for this reason, a bezel area increases due to the instrument.

Moreover, in a case where the related art light emitting diode display device is manufactured to have a large size, the number of pixels increases, and for this reason, a transfer error rate of a light emitting device increases, causing a reduction in productivity. In order to solve such a problem, research and development are being recently done on multi-screen devices which realize a large-size screen and are implemented by connecting two or more light emitting diode display devices having a relatively small size. However, in the multi-screen devices, due to a bezel area of each of the two or more light emitting diode display devices, a seam (or a boundary portion) exists between display devices coupled to each other. When displaying one image on a whole screen, the boundary portion causes a sense of discontinuity of the whole screen, causing a reduction in degree of viewing immersion of a user.

BRIEF SUMMARY

Accordingly, the present disclosure is directed to providing a display device and a multi-screen display device using the same that may substantially obviate one or more problems due to limitations and disadvantages of the related art.

An aspect of the present disclosure is directed to providing a display device and a multi-screen display device using the same, which include a minimized bezel area.

Another aspect of the present disclosure is directed to provide a multi-screen display device in which a boundary portion between adjacent display devices is minimized.

To achieve these and other advantages and in accordance with the purpose of the disclosure, as embodied and broadly described herein, there is provided a display device including a display substrate including a plurality of subpixels respectively provided in a plurality of pixel areas defined by a plurality of data lines and a plurality of gate lines, a line substrate bonded to the display substrate by using a substrate bonding member and including a plurality of data routing lines, and a side data connection member provided on one side of each of the display substrate and the line substrate to connect the plurality of data lines to the plurality of gate lines in a one-to-one relationship.

The line substrate may have a size equal to or less than a size of the display substrate, and the one side of the line substrate may be disposed on the same line as the one side of the display substrate with respect to a thickness direction of the display substrate.

The display device may further include a side gate connection member connected to the plurality of gate lines, provided on the other side of each of the display substrate and the line substrate, in a one-to-one relationship, wherein the line substrate may further include a plurality of gate routing lines connected to the side gate connection member in a one-to-one relationship.

The display substrate may include a first display area and a second display area surrounding the first display area, a plurality of first unit pixels provided in the first display area and each including a plurality of subpixels each including a light emitting device, and a plurality of second unit pixels provided in the second display area overlapping an edge of the display substrate and each including a plurality of subpixels and having a size less than a size of each of the plurality of first unit pixels.

The plurality of first unit pixels may be arranged at a reference pixel pitch, and a distance between a center portion of each of the plurality of second unit pixels and an outer surface of the display substrate may be half or less of the reference pixel pitch.

DETAILED DESCRIPTION

In describing a position relationship, for example, when a position relation between two parts is described as ‘on˜,’‘over˜,’‘under˜,’ and ‘next˜,’ one or more other parts may be disposed between the two parts unless ‘just’ or ‘direct’ is used.

In describing a time relationship, for example, when the temporal order is described as ‘after˜,“subsequent˜,”next˜,’ and ‘before˜,’ a case which is not continuous may be included unless ‘just’ or ‘direct’ is used.

A first horizontal axis direction, a second horizontal axis direction, and a vertical axis direction should not be construed as only a geometric relationship where a relationship therebetween is vertical, and may denote having a broader directionality within a scope where elements of the present disclosure operate functionally.

Hereinafter, exemplary embodiments of a display device and a multi-screen display device using the same according to the present disclosure will be described in detail with reference to the accompanying drawings. In the specification, in adding reference numerals for elements in each drawing, it should be noted that like reference numerals already used to denote like elements in other drawings are used for elements wherever possible. In the following description, when the detailed description of the relevant known function or configuration is determined to unnecessarily obscure the important point of the present disclosure, the detailed description will be omitted.

FIG. 1is an isometric view illustrating a display device according to an embodiment of the present disclosure.FIG. 2is a plan view illustrating a line substrate illustrated inFIG. 1.FIG. 3is a circuit diagram of a unit pixel illustrated inFIG. 1.FIG. 4is a cross-sectional view illustrating one edge of the display device illustrated inFIG. 1.

Referring toFIGS. 1 to 4, the display device according to the present embodiment may include a display substrate10, a line substrate20, and a side data connection member30.

The display substrate10may be defined as a thin film transistor (TFT) array substrate. The display substrate10according to an embodiment may include a first base substrate100, a plurality of pixel driving lines, and a plurality of subpixels SP1to SP3.

The first base substrate100may be formed of glass or a plastic material, and for example, may be formed a glass material. The first base substrate100according to an embodiment may include a display area (or an active area) AA and a non-display area (or an inactive area) IA. The display area AA may be defined as a center area other than an edge of the first base substrate100. The non-display area IA may be defined to surround the display area AA and may overlap the edge of the first base substrate100. The non-display area IA may have a relatively very narrow width and may be defined as a bezel area.

The pixel driving lines may be provided on a front surface100aof the first base substrate100and may supply signals necessary for each of the plurality of subpixels SP1to SP3. The pixel driving lines according to an embodiment may include a plurality of data lines DL, a plurality of gate lines GL, a plurality of driving power lines DPL, and a plurality of common power lines CPL.

The plurality of data lines DL may be provided on the front surface100aof the first base substrate100, may long extend along a second horizontal axis direction Y, may be arranged along a first horizontal axis direction X, and may be spaced apart from each other by a certain interval. Here, the first horizontal axis direction X may be parallel to a first lengthwise direction X of the display device, for example, a long side length direction or a widthwise direction of the display device, and the second horizontal axis direction Y may be parallel to a second lengthwise direction Y of the display device, for example, a short side length direction or a lengthwise direction of the display device.

The plurality of gate lines GL may be provided on the front surface100aof the first base substrate100to intersect the plurality of data lines DL, may long extend along the first horizontal axis direction X, may be arranged along the second horizontal axis direction Y, and may be spaced apart from each other by a certain interval.

The plurality of driving power lines DPL may be provided on the first base substrate100in parallel with the plurality of data lines DL and may be formed along with the plurality of data lines DL. Each of the plurality of driving power lines DPL may supply a pixel driving power, supplied from the outside, to adjacent subpixels SP1to SP3.

The plurality of common power lines CPL may be arranged on the first substrate base100in parallel with the plurality of gate lines GL and may be formed along with the plurality of gate lines GL. Each of the plurality of common power lines CPL may supply a common power, supplied from the outside, to adjacent subpixels SP1to SP3.

The plurality of subpixels SP1to SP3may be respectively provided in a plurality of subpixel areas defined by intersections of the gate lines GL and the data lines DL. Each of the plurality of subpixels SP1to SP3may be defined as an area corresponding to a minimum unit where light is actually emitted.

At least three adjacent subpixels SP1to SP3may configure one unit pixel UP for displaying colors. For example, the one unit pixel UP may include a red subpixel SP1, a green subpixel SP2, and a blue subpixel SP3which are adjacent to each other along the first horizontal axis direction X, and may further include a white subpixel for enhancing luminance.

Optionally, each of the driving power lines DPL may be provided in one corresponding unit pixel of a plurality of unit pixels UP. In this case, at least three subpixels SP1to SP3configuring each of unit pixel UP may share one driving power line DPL. Therefore, the number of driving power lines for driving each of the subpixels SP1to SP3is reduced, and in proportion to the reduced number of the driving power lines, an aperture rate of each of the unit pixels UP increases or a size of each of the unit pixel UP decreases.

The plurality of subpixels SP1to SP3according to an embodiment may each include a pixel circuit PC and a light emitting device150.

The pixel circuit PC may be provided in a circuit area defined in each subpixel SP and may be connected to a gate line GL, a data line DL, and a driving power line DPL which are adjacent thereto. The pixel circuit PC may control a current flowing in the light emitting device150according to a data signal supplied through the data line DL in response to a scan pulse supplied through the gate line GL, based on the pixel driving power supplied through the driving power line DPL. The pixel circuit PC according to an embodiment may include a switching TFT T1, a driving TFT T2, and a capacitor Cst.

The switching TFT T1may include a gate electrode connected to the gate line GL, a first electrode connected to the data line DL, and a second electrode connected to a gate electrode N1of the driving TFT T2. Here, each of the first and second electrodes of the switching TFT T1may be a source electrode or a drain electrode according to a direction of a current. The switching TFT T1may be turned on according to the scan pulse supplied through the gate line GL and may supply the data signal, supplied through the data line DL, to the driving TFT T2.

The driving TFT T2may be turned on by a voltage supplied through the switching TFT T1and/or a voltage of the capacitor Cst to control the amount of current flowing from the driving power line DPL to the light emitting device150. To this end, the driving TFT T2according to an embodiment may include a gate electrode connected to the second electrode N1of the switching TFT T1, a drain electrode connected to the driving power line DPL, and a source electrode connected to the light emitting device150. The driving TFT T2may control a data current flowing from the driving power line DPL to the light emitting device150according to the data signal supplied through the switching TFT T1, thereby allowing the light emitting device150to emit light having brightness proportional to the data signal.

The capacitor Cst may be provided in an overlap area between the gate electrode N1and the source electrode of the driving TFT T2, may store a voltage corresponding to the data signal supplied to the gate electrode of the driving TFT T2, and may turn on the driving TFT T2with the stored voltage.

Optionally, the pixel circuit PC may further include at least one compensation TFT for compensating for a threshold voltage shift of the driving TFT T2, and moreover, may further include at least one auxiliary capacitor. The pixel circuit PC may be additionally supplied with a compensation power such as an initialization voltage, based on the number of TFTs and auxiliary capacitors. Therefore, the pixel circuit PC according to the present embodiment may drive the light emitting device150through a current driving manner identically to each subpixel of an organic light emitting display device, and thus, may be replaced with a pixel circuit of organic light emitting display devices known to those skilled in the art.

The light emitting device150may be provided in each of the plurality of subpixels SP1to SP3. The light emitting device150may be electrically connected to the pixel circuit PC of a corresponding subpixel SP and a corresponding common power line CPL, and thus, may emit light with a current flowing from the pixel circuit PC (i.e., the driving TFT T2) to the common power line CPL. The light emitting device150according to an embodiment may be a light emitting device or a light emitting diode chip which emits one of red light, green light, blue light, and white light. For example, the light emitting device150may be a light emitting device or a micro light emitting diode chip. Here, the micro light emitting diode chip may have a scale of 1 μm to 100 μm, but is not limited thereto. In other embodiments, the light emitting diode chip may have a size which is less than that of an emissive area other than a circuit area occupied by the pixel circuit PC in a corresponding subpixel area.

The line substrate20may include a plurality of routing lines, which are connected to the pixel driving lines provided on the display substrate10in a one-to-one relationship, and may be bonded to the display substrate10. That is, the line substrate20may be bonded to a rear surface of the display substrate10by using a substrate bonding member15. The line substrate20may transfer signals to the pixel driving lines and may increase a stiffness of the display substrate10. Here, the substrate bonding member15may include an optical clear adhesive (OCA) or an optical clear resin (OCR).

The line substrate20according to an embodiment may include a second base substrate200and a plurality of data routing lines201.

The second base substrate200may be formed of a glass material, a plastic material, and/or the like. For example, the second base substrate200may be formed of a material which is the same as that of the first base substrate100, or may be formed of tempered glass. Here, the tempered glass may include one of sapphire glass and gorilla glass or stacked glass thereof.

The second base substrate200according to an embodiment may have the same size as that of the display substrate10. In this case, one side200cof the second base substrate200may be disposed on the same vertical line VL as one side100cof the display substrate10with respect to a vertical axis direction Z parallel to a thickness direction of the display substrate10, but may slightly protrude an outward direction with respect to the vertical line VL within an alignment process error or may be disposed more inward than the vertical line VL. A front surface200aof the second base substrate200may be bonded to the display substrate100(i.e., a whole rear surface100bof the first base substrate100) by using the substrate bonding member15.

The plurality of data routing lines201may be provided on a rear surface200bof the second base substrate200in parallel with the plurality of data lines DL provided on the display substrate10. In this case, one edge of each of the plurality of data routing lines201may overlap one edge of a corresponding data line of the plurality of data lines DL provided on the display substrate10in a one-to-one relationship.

Each of the plurality of data routing lines201according to an embodiment may have a line width which is relatively wider than that of each of the plurality of data lines DL, for decreasing a line resistance. That is, unlike the display substrate10, a pixel circuit including a TFT and/or the like is not provided on the second base substrate200, and a plurality of lines for supplying signals to the pixel driving lines may be provided on the second base substrate200, whereby a relatively large spare space is provided in an area where the data routing lines are provided. Therefore, in the present embodiment, by increasing a line width of each of the plurality of data routing lines through the spare space of the second base substrate200, the voltage drop (IR drop), caused by the line resistance, of a signal applied to each of the plurality of data routing lines is minimized.

The line substrate20according to an embodiment may further include at least one first pad part PP1and at least one second pad part PP2.

The at least one first pad part PP1may include a plurality of data pads which are provided on the line substrate20and are respectively connected to the plurality of data routing lines201in a one-to-one relationship. That is, the at least one first pad part PP1may be connected to a corresponding data routing line of the plurality of data routing lines201and may be provided on an end of a corresponding data routing line of the plurality of data routing lines201. Therefore, one end of each of the plurality of data routing lines201may be connected to the other end of a corresponding first side routing pattern of a plurality of first side routing patterns31in a one-to-one relationship, and the other end of each of the plurality of data routing lines201may be connected to a corresponding data pad of the plurality of data pads in a one-to-one relationship.

The at least one second pad part PP2may include a plurality of gate pads which are provided on the line substrate20and are respectively connected to a plurality of gate routing lines203in a one-to-one relationship. That is, the at least one second pad part PP2may be connected to a corresponding gate routing line of the plurality of gate routing lines203and may be provided on an end of a corresponding gate routing line of the plurality of gate routing lines203. Therefore, one end of each of the plurality of gate routing lines203may be connected to the other end of a corresponding second side routing pattern of a plurality of second side routing patterns41in a one-to-one relationship, and the other end of each of the plurality of gate routing lines203may be connected to a corresponding gate pad of the plurality of gate pads in a one-to-one relationship.

The side data connection member30may be provided on the one side100cof the display substrate10and the one side200cof the line substrate20and may connect the plurality of data lines DL to the plurality of data routing lines201in a one-to-one relationship.

The side data connection member30according to an embodiment may include the plurality of first side routing patterns31. Each of the plurality of first side routing patterns31may be directly provided on the one side100cof the display substrate10and the one side200cof the line substrate20and may connect the plurality of data lines DL to the plurality of data routing lines201in a one-to-one relationship. Each of the plurality of first side routing patterns31may be provided to surround the one side100cof the display substrate10and the one side200cof the line substrate20and may be connected between a corresponding data line DL and a corresponding data routing line201. In this case, one side of each of the plurality of first side routing patterns31may be electrically connected to an end of a corresponding data line DL, and the other side may be electrically connected to an end of a corresponding data routing line201. Each of the plurality of first side routing patterns31may be provided by a printing process using a conductive paste.

The side data connection member30according to an embodiment may include a data flexible film and the plurality of first side routing patterns31.

The data flexible film may be provided to surround the one side100cof the display substrate10and the one side200cof the line substrate20.

The plurality of first side routing patterns31may be provided on the data flexible film in parallel with the plurality of data lines DL provided on the display substrate10. A portion other than both edges of each of the plurality of first side routing patterns31may be covered by a passivation layer covering the data flexible film. Therefore, one side of each of the plurality of first side routing patterns31exposed to one edge of the data flexible film may be electrically connected to an end of a corresponding data line DL, and the other side of each of the plurality of first side routing patterns31exposed to the other edge of the data flexible film may be electrically connected to an end of a corresponding data routing line201. The side data connection member30using the data flexible film as a base may be a flexible printed circuit cable.

A corner between the front surface100aand the side of the first base substrate100may be chamfered to have a certain angle or length, or may be rounded to have a certain curvature. That is, the corner between the front surface100aand the side of the first base substrate100may be chamfered or rounded for preventing a disconnection of the side data connection member30provided in the corner between the front surface100aand the side of the first base substrate100.

The display device according to the present embodiment may further include the plurality of gate routing lines203provided on the line substrate20.

The plurality of gate routing lines203may be provided on the rear surface200bof the second base substrate200in parallel with the plurality of gate lines GL provided on the display substrate10. In this case, one edge of each of the plurality of gate routing lines203may overlap one edge of a corresponding gate line of the plurality of gate lines GL provided on the display substrate10in a one-to-one relationship.

Each of the plurality of gate routing lines203according to an embodiment may have a line width which is relatively wider than that of each of the plurality of gate lines GL, for decreasing a line resistance. That is, in the second base substrate200, a relatively large spare space is provided in an area where the gate routing lines are provided. Therefore, in the present embodiment, by increasing a line width of each of the plurality of gate routing lines through the spare space of the second base substrate200, the voltage drop (IR drop), caused by the line resistance, of a signal applied to each of the plurality of gate routing lines is minimized.

The display device according to the present embodiment may further include a side gate connection member40.

The side gate connection member40may be provided on the other side100dof the display substrate10and the other side200dof the line substrate20and may connect the plurality of gate lines GL to the plurality of gate routing lines203in a one-to-one relationship.

The side gate connection member40according to an embodiment may include the plurality of second side routing patterns41. Each of the plurality of second side routing patterns41may be directly provided on the other side100dof the display substrate10and the other side200dof the line substrate20and may connect the plurality of gate lines GL to the plurality of gate routing lines203in a one-to-one relationship. Each of the plurality of second side routing patterns41may be provided to surround the other side100dof the display substrate10and the other side200dof the line substrate20and may be connected between a corresponding gate line GL and a corresponding gate routing line203. In this case, one side of each of the plurality of second side routing patterns41may be electrically connected to an end of a corresponding gate line GL, and the other side may be electrically connected to an end of a corresponding gate routing line203. Each of the plurality of second side routing patterns41may be provided by a printing process using a conductive paste.

The side gate connection member40according to an embodiment may be manufactured as a flexible printed circuit cable based on a flexible film and may be provided to surround the other side100dof the display substrate10and the other side200dof the line substrate20. For example, the side gate connection member40may include a gate flexible film and the plurality of second side routing patterns41.

The gate flexible film may be provided to surround the other side100dof the display substrate10and the other side200dof the line substrate20.

The plurality of second side routing patterns41may be provided on the gate flexible film in parallel with the plurality of gate lines GL provided on the display substrate10. A portion other than both edges of each of the plurality of second side routing patterns41may be covered by the passivation layer covering the gate flexible film. Therefore, one side of each of the plurality of second side routing patterns41exposed to one edge of the gate flexible film may be electrically connected to an end of a corresponding gate line GL, and the other side of each of the plurality of second side routing patterns41exposed to the other edge of the gate flexible film may be electrically connected to an end of a corresponding gate routing line203.

A corner between the rear surface200band the side of the second base substrate200may be chamfered to have a certain angle or length, or may be rounded to have a certain curvature. That is, the corner between the rear surface200band the side of the second base substrate200may be chamfered or rounded for preventing a disconnection of the side gate connection member40provided in the corner between the rear surface200band the side of the second base substrate200.

The display device according to the present embodiment may further include a side sealing member50.

The side sealing member50may be provided to cover an outer surface of each of the display substrate10and the line substrate20bonded to each other. The side sealing member50may cover the side data connection member30provided on the one side100cof the display substrate10and the one side200cof the line substrate20and the side gate connection member40provided on the other side100dof the display substrate10and the other side200dof the line substrate20, thereby electrically insulating the side data connection member30from the side gate connection member40and protecting the side data connection member30from the side gate connection member40from an external impact.

The display device according to the present embodiment may include a data driving circuit60, a gate driving circuit70, a control board80, and a timing controller90.

The data driving circuit60may supply a corresponding data voltage to each of the plurality of data lines DL provided on the display substrate10. The data driving circuit60according to an embodiment may include a plurality of data flexible circuit films61and a plurality of data driving integrated circuits (ICs)63.

The plurality of data flexible circuit films61may be respectively attached on, through a film attachment process, the plurality of first pad parts PP1provided on the second base substrate200of the line substrate20in a one-to-one relationship.

Each of the plurality of data driving ICs63may be individually mounted on a corresponding data flexible circuit film of the plurality of data flexible circuit films61. The data driving ICs63may receive subpixel data and a data control signal supplied from the timing controller90, convert the subpixel data into analog data voltages by subpixels according to the data control signal, and respectively supply the analog data voltages to the data lines DL.

Optionally, the plurality of data driving ICs63may be directly mounted on the line substrate20(i.e., the rear surface200dof the second base substrate200) so as to be respectively connected to the plurality of first pad parts PP1in a one-to-one relationship without being mounted on the data flexible circuit films61. Here, the plurality of data driving ICs63may be mounted on the second base substrate200through a chip mounting process based on a chip-on glass (COG) type. In this case, the data flexible circuit films61may be removed, and thus, a configuration of the data driving circuit60is simplified.

The gate driving circuit70may supply a corresponding scan pulse to each of the plurality of gate lines DL provided on the display substrate10. The gate driving circuit70according to an embodiment may include a plurality of gate flexible circuit films71and a plurality of gate driving ICs73.

The plurality of gate flexible circuit films71may be respectively attached on, through a film attachment process, the plurality of second pad parts PP2provided on the second base substrate200of the line substrate20in a one-to-one relationship.

Each of the plurality of gate driving ICs73may be individually mounted on a corresponding gate flexible circuit film of the plurality of gate flexible circuit films71. Each of the gate driving ICs73may generate a scan pulse, based on a gate control signal supplied from the timing controller90and may supply the generated scan pulse to a corresponding gate line GL corresponding to a predetermined order.

Optionally, the plurality of gate driving ICs73may be directly mounted on the line substrate20(i.e., the rear surface200dof the second base substrate200) so as to be respectively connected to the plurality of second pad parts PP2in a one-to-one relationship without being mounted on the gate flexible circuit films71. Here, the plurality of gate driving ICs73may be mounted on the second base substrate200through a chip mounting process based on a COG type. In this case, the gate flexible circuit films71may be removed, and thus, a configuration of the gate driving circuit70is simplified.

The gate driving circuit70according to an embodiment, as illustrated inFIG. 5, may be separately manufactured as an IC type, directly provided on the rear surface200dof the second base substrate200through a TFT manufacturing process without being mounted on the second base substrate200, and connected to the plurality of gate routing lines203in a one-to-one relationship. In this case, the gate driving circuit70may be configured with a shift register including a plurality of stages which output a scan pulse to the gate routing lines203according to a predetermined order by using a gate control signal (i.e., a gate start signal and a plurality of gate shift clocks) supplied from the timing controller90.

Referring again toFIGS. 1 to 4, the control board80may be connected to the plurality of data flexible circuit films61and the plurality of gate flexible circuit films71. For example, the control board80may be electrically connected to the plurality of data flexible circuit films61through a plurality of first signal transmission cables STC1and may be electrically connected to the plurality of gate flexible circuit films71through a plurality of second signal transmission cables STC2. The control board80may support the timing controller90and may transfer signals and power between the elements of the display driving circuit.

The timing controller90may be mounted on the control board80and may receive image data and a timing synchronization signal supplied from a display driving system through a user connector provided on the control board80. The timing controller90may align the image data according to a subpixel arrangement structure of the display area AA based on the timing synchronization signal to generate subpixel data and may supply the generated subpixel data to a corresponding data driving IC63. Also, the timing controller90may generate the data control signal and the gate control signal, based on the timing synchronization signal and may control a driving timing of each of the data driving ICs63and the gate driving ICs73.

Optionally, the plurality of data driving ICs63, the plurality of gate driving ICs73, and the timing controller90may be integrated into one integration driving IC. In this case, the one integration driving IC may be mounted on the line substrate20(i.e., the rear surface200dof the second base substrate200), and each of the plurality of data routing lines201and the plurality of gate routing lines203may be additionally routed on the rear surface200dof the second base substrate200and may be electrically connected to a corresponding channel provided in the integration driving IC. In this case, the plurality of first pad parts PP1, the plurality of second pad parts PP2, the plurality of data flexible circuit films61, and the plurality of gate flexible circuit films71may be omitted, and thus, a configuration of the display driving circuit is simplified.

In addition, in the present embodiment, corners of the first base substrate100of the display substrate10and corners of the second base substrate200of the line substrate20may be chamfered to have a certain angle or length, or may be rounded to have a certain curvature. Therefore, in the present embodiment, the plurality of first side routing patterns31and the plurality of second side routing patterns41may be easily formed in the corners of the first base substrate100of the display substrate10and the corners of the second base substrate200of the line substrate20without disconnection.

As described above, in the display device according to the present embodiment, a signal for pixel driving may be supplied to the pixel driving lines provided on the display substrate10through the line substrate20and the side connection members30and40, and thus, the display device has a minimized or zeroed bezel area by removing the pad parts provided in a bezel area of the display substrate10and has a bezel width suitable for minimizing a boundary portion between display devices coupled to each other in a multi-screen display device.

FIG. 6is an isometric view for describing a display device according to an embodiment of the present disclosure and illustrates an example where a configuration of the line substrate in the display device illustratedFIG. 1is modified. Hereinafter, therefore, only a line substrate and elements relevant thereto will be described.

Referring toFIG. 6along withFIG. 1, a line substrate20according to the present embodiment may include a data line substrate21, bonded to a portion of a rear surface of a display substrate10, and a gate line substrate23bonded to a portion of the rear surface of the display substrate10.

The data line substrate21may be bonded to one rear surface of the display substrate10. That is, the data line substrate20may be bonded to one rear surface100bof the display substrate10overlapping one edge of each of the plurality of data lines DL by using a substrate bonding member. The data line substrate21may include a plurality of data routing lines201and one side disposed on the same line as one side of the display substrate10with respect to a thickness direction Z of the display substrate10, and may be connected to a data driving circuit60.

In the data line substrate21according to an embodiment, one side21amay have the same length as the one side of the display substrate10, the other side21bopposite to the one side21amay have a length which is shorter than that of the one side21a, one short side21cconnecting one side of the one side21ato one side of the other side21bmay be inclined, and the other short side21dconnecting the other side of the one side21ato the other side of the other side21bmay be provided in a rectilinear shape. That is, the one side21aof the data line substrate21may have the same length as the one side of the display substrate10for connecting the plurality of data routing lines201to a plurality of first side routing patterns31in a one-to-one relationship, and the one short side21cof the data line substrate21may be inclined for preventing overlapping or interference between the data line substrate21and the gate line substrate23.

The data driving circuit60may be configured as an IC type and may be directly mounted on a rear surface of the data line substrate21so as to be connected to each of the plurality of data routing lines201through a chip mounting process based on a chip-on glass type. To this end, the data line substrate21may include a data chip mounting area with the data driving circuit60having a chip type mounted thereon and a data pad part connected to the data chip mounting area. The data pad part may be connected to the control board80through a plurality of first signal transmission cables STC1(seeFIG. 3).

The gate line substrate23may be bonded to the other rear surface of the display substrate10. That is, the gate line substrate20may be bonded to the other rear surface100bof the display substrate10overlapping one edge of each of the plurality of gate lines GL by using a substrate bonding member. The gate line substrate23may include a plurality of gate routing lines203and the other side disposed on the same line as the other side of the display substrate10with respect to the thickness direction Z of the display substrate10, and may be connected to a gate driving circuit70.

The gate driving circuit70may be configured as an IC type and may be directly mounted on a rear surface of the gate line substrate23so as to be connected to each of the plurality of gate routing lines203through a chip mounting process based on a chip-on glass type. To this end, the gate line substrate23may include a gate chip mounting area with the gate driving circuit70having a chip type mounted thereon and a gate pad part connected to the gate chip mounting area. The gate pad part may be connected to the control board80through a plurality of second signal transmission cables STC2(seeFIG. 3).

Optionally, as illustrated inFIG. 5, the gate driving circuit70may be separately manufactured as an IC type, directly provided on the rear surface of the gate line substrate23through a TFT manufacturing process without being mounted on the gate line substrate23, and connected to the plurality of gate routing lines203in a one-to-one relationship.

In the gate line substrate23according to an embodiment, the other side23amay have the same length as the other side of the display substrate10, one side23bopposite to the other side23amay have a length which is shorter than that of the other side23a, one short side23cconnecting one side of the one side23bto one side of the other side23amay be inclined, and the other short side23dconnecting the other side of the one side23bto the other side of the other side23amay be provided in a rectilinear shape. That is, the other side23aof the gate line substrate23may have the same length as the other side of the display substrate10for connecting the plurality of gate routing lines203to a plurality of second side routing patterns41in a one-to-one relationship, and the one short side23cof the gate line substrate23may be inclined for preventing overlapping or interference between the data line substrate21and the gate line substrate23.

The display device according to the present embodiment provides the same effects as those of the display device illustrated inFIGS. 1 to 5. Also, the display device according to the present embodiment may include a spare space provided on the rear surface of the display substrate10which is not bonded to the line substrate20, and the spare space may be used as an accommodating space for a display driving system such as a control board. Accordingly, the display device according to the present embodiment has a thin thickness.

FIG. 7is an isometric view for describing the side data connection member of the display device illustrated inFIGS. 1 and 6.

Referring toFIG. 7, a bonded substrate1including a display substrate10and a line substrate20bonded to each other may include a plurality of grooves1aprovided in a first non-display area IA1.

The first non-display area IA1of the bonded substrate1may be defined as a lower non-display area of the bonded substrate1overlapping an edge of each of the plurality of data lines DL.

The plurality of first grooves1amay be arranged at certain intervals along a first horizontal axis direction X and may be provided concavely in a direction from one side of the bonded substrate1to a display area AA. The plurality of first grooves1aaccording to an embodiment may be formed through a substrate cutting process. The substrate cutting process according to an embodiment may cut a portion of an edge of the bonded substrate1corresponding to a space between the plurality of data lines DL by using a laser scribing process to form the plurality of first grooves1a. Therefore, the one side of the bonded substrate1may include the concavely provided plurality of grooves1aand a plurality of protrusions1bwhich are provided between the plurality of first grooves1aand respectively overlap ends of the plurality of data lines DL.

In the display device according to the present embodiment, a side data connection member30may be provided in each of the plurality of protrusions1bprovided on one side of the bonded substrate1and may connect ends of the plurality of data lines DL to a plurality of data routing lines201in a one-to-one relationship. The side data connection member30according to an embodiment may include a plurality of first side routing patterns31respectively surrounding the plurality of first protrusions1b.

Each of the plurality of first side routing patterns31may be provided to surround half or less of a corresponding first protrusion of the plurality of first protrusions1b. That is, each of the plurality of first side routing patterns31may be provided to fully surround approximate half of a corresponding first protrusion of the plurality of first protrusions1band may be provided through a dipping process using a conductive solution or a silver paste. Therefore, each of the plurality of first side routing patterns31may be electrically connected to an end of a corresponding data line of the plurality of data lines DL in a front surface of a corresponding first protrusion of the plurality of first protrusions1band may be electrically connected to an end of a corresponding data routing line of the plurality of data routing lines201in a rear surface of a corresponding first protrusion of the plurality of first protrusions1b, thereby electrically connecting a corresponding data line DL to a corresponding data routing line201.

In addition, in the display device according to the present embodiment, the bonded substrate1may further include a plurality of second grooves, which are provided in a second non-display area and respectively overlap ends of the plurality of gate lines, and a plurality of second protrusions each provided between two adjacent second grooves of the plurality of second grooves. Also, the plurality of gate routing lines are respectively formed in the plurality of second protrusions provided on the other side of the bonded substrate1in the same structure and method as the above-described plurality of data routing lines, and thus, their detailed descriptions are omitted. Here, the second non-display area of the bonded substrate1may be defined as a right non-display area of the bonded substrate1overlapping an edge of each of the plurality of gate lines GL.

FIGS. 8A to 8Care isometric views for describing a method of manufacturing the display device illustrated inFIG. 7.

The method of manufacturing the side data connection member according to the present embodiment will be described with reference toFIGS. 8A to 8C.

First, a display substrate10including a plurality of subpixels respectively provided in a plurality of pixel areas defined by a plurality of data lines and a plurality of gate lines may be provided, and a line substrate20including a plurality of data routing lines201and a plurality of gate routing lines may be provided.

Subsequently, as illustrated inFIG. 8A, a bonded substrate1may be provided by bonding the display substrate10to the line substrate20with a substrate bonding member. In this case, one side100cof the display substrate10and one side200cof the line substrate20may be disposed on the same vertical line.

Subsequently, as illustrated inFIG. 8B, a plurality of first grooves1amay be formed on the one side100cand the one side200cof the bonded substrate1through a substrate cutting process in order for ends of the plurality of data lines DL to protrude. The substrate cutting process according to an embodiment may cut a portion of each of the one side100cand the one side200cof the bonded substrate1corresponding to a space between the plurality of data lines DL by using a laser scribing process to form the plurality of first grooves1a, thereby providing a plurality of first protrusions1brespectively overlapping ends of the plurality of data lines DL and ends of the plurality of data routing lines201.

Subsequently, as illustrated inFIG. 8C, a side data connection member30(i.e., a plurality of first side routing patterns31) which respectively surround the plurality of first protrusions1bprovided on the one side100cand the one side200cof the bonded substrate1in a one-to-one relationship may be formed. For example, the plurality of first side routing patterns31may be formed by a dipping process of dipping approximate half of each of the first protrusions1binto a conductive solution and coating the conductive solution on a front surface, a side surface, and a rear surface of each of the plurality of first protrusions1b. By performing the dipping process, each of the plurality of first side routing patterns31respectively covering the ends of the plurality of data lines DL and the ends of the plurality of data routing lines201may be individually provided, and the plurality of first side routing patterns31may be electrically separated from each other by the plurality of first grooves1aprovided on the one side100cand the one side200cof the bonded substrate1. Here, the conductive solution may include a conductive paste, for example, a silver paste.

In addition, in the display device according to the present embodiment, except that a side gate connection member is provided on the other side of the bonded substrate1, the side gate connection member according to the present embodiment is provided in the same structure and manufacturing method as those of the above-described side data connection member, and thus, its detailed description is omitted.

Subsequently, when the side data connection member is provided on the one side of the bonded substrate1and the side gate connection member is provided on the other side of the bonded substrate1, a side sealing member may be formed on each side of the bonded substrate1, thereby protecting each side of the bonded substrate1and electrically insulating the side data connection member30from the side gate connection member.

By using the side data connection member, the side gate connection member, and the method of manufacturing the same according to the present embodiment, a process of forming a side routing pattern on a side of the bonded substrate1is simplified, electrical short circuit between adjacent side routing lines is prevented, and a chamfering process or a rounding process for an edge of each of the display substrate10and the line substrate20or an edge of the bonded substrate1may be omitted. The side data connection member, the side gate connection member, and the method of manufacturing the same according to the present embodiment may be identically applied to a below-described display device according to an embodiment of the present disclosure.

FIG. 9is a plan view for describing a display substrate of a display device according to an embodiment of the present disclosure.

Referring toFIG. 9, a display substrate10(i.e., a first base substrate100) of the display device according to the present embodiment may include a first display area AA1, a second display area AA2, a bezel area BA, a plurality of first unit pixels UP1, and a plurality of second unit pixels UP2.

The first display area AA1may be defined as a center area other than an edge of the first base substrate100. The second display area AA2may be defined to surround the first display area AA1and may overlap an edge of the first base substrate100.

A non-display area IA may be provided between each side of the display substrate100and the second display area AA2, may have a relatively very narrow width, and may be defined as the bezel area BA.

The plurality of first unit pixels UP1may be provided in the first display area AA1. In this case, the plurality of first unit pixels UP1may be arranged at a predetermined first reference pixel pitch along a first horizontal axis direction X and at a predetermined second reference pixel pitch along a second horizontal axis direction Y in the first display area AA1. The first reference pixel pitch P may be defined as a distance between center portions of two first unit pixels UP1which are adjacent to each other along the first horizontal axis direction X, and the second reference pixel pitch may be defined as a distance between center portions of two first unit pixels UP1which are adjacent to each other along the second horizontal axis direction Y.

The plurality of second unit pixels UP2may be provided in the second display area AA2. In this case, the second unit pixels UP2may each have a size which is less than that of each of the first unit pixels UP1. That is, a distance between a center portion of each of the second unit pixels UP2and an outer surface of the first base substrate100may be set to half or less of each of the reference pixel pitches.

Adjacent first unit pixel UP1and second unit pixel UP2may be provided to have a reference pixel pitch P. Therefore, in the display device according to the present embodiment, the plurality of first unit pixels UP1provided on the first base substrate100of the display substrate10may have the same size and may be arranged at the same reference pixel pitch, and in this case, a size of each of a plurality of second unit pixels UP2adjacent to the outer surface of the first base substrate100is reduced, whereby the display device has a bezel width suitable for minimizing a boundary portion between display devices coupled to each other in a multi-screen display device.

The plurality of first unit pixels UP1and the plurality of second unit pixels UP2may each include at least three adjacent subpixels SP1to SP3. The subpixels SP1to SP3are as described above, and thus, their detailed descriptions are omitted.

In the display substrate10according to the present embodiment, a size of the second unit pixel UP2provided in the second display area AA2overlapping the edge of the first base substrate100may be set less than that of the first unit pixel UP1provided in the first display area AA1of the first base substrate100, and thus, the display device has a bezel width suitable for minimizing a boundary portion between display devices coupled to each other in a multi-screen display device.

FIG. 10is a cross-sectional view for describing a structure of one subpixel illustrated inFIG. 9, andFIG. 11is a cross-sectional view for describing a structure of a light emitting device illustrated inFIG. 10.

Referring toFIGS. 10 and 11along withFIG. 9, a plurality of subpixels SP1to SP3of a display substrate10according to the present embodiment may each include a pixel circuit PC, a passivation layer110, a concave portion130, a light emitting device150, a planarization layer160, a pixel electrode PE, and a common electrode CE.

First, inFIG. 10, a thickness of a first base substrate100is relatively thinly illustrated, but the first base substrate100may substantially have a thickness which is relatively much thicker than a total thickness of a layered structure provided on the first base substrate100.

The pixel circuit PC may include a switching TFT T1, a driving TFT T2, and a capacitor Cst. The pixel circuit PC is as described above, and thus, its detailed description is not provided. Hereinafter, a structure of the driving TFT T2will be described for example.

The driving TFT T2may include a gate electrode GE, a semiconductor layer SCL, an ohmic contact layer OCL, a source electrode SE, and a drain electrode DE.

The gate electrode GE may be formed on the first base substrate100along with the gate line GL. The gate electrode GE may be covered by a gate insulation layer103. The gate insulation layer103may be formed of a single layer or a multilayer including an inorganic material and may be formed of silicon oxide (SiOx) silicon nitride (SiNx), and/or the like.

The semiconductor layer SCL may be provided in a predetermined pattern (or island) type on the gate insulation layer103to overlap the gate electrode GE. The semiconductor layer SCL may be formed of a semiconductor material including one of amorphous silicon, polycrystalline silicon, oxide, and an organic material, but is not limited thereto.

The ohmic contact layer OCL may be provided in a predetermined pattern (or island) type on the semiconductor layer SCL. Here, the ohmic contact layer OCL is for an ohmic contact between the semiconductor layer SCL and the source and drain electrodes SE and DE and may be omitted.

The source electrode SE may be formed on one side of the ohmic contact layer OCL to overlap one side of the semiconductor layer SCL. The source electrode SE may be formed along with the data lines DL and the driving power lines DPL.

The drain electrode DE may be formed on the other side of the ohmic contact layer OCL to overlap the other side of the semiconductor layer SCL and may be spaced apart from the source electrode SE. The drain electrode DE may be formed along with the source electrode SE and may branch or protrude from an adjacent driving power line DPL.

In addition, the switching TFT T1configuring the pixel circuit PC may be formed in a structure which is the same as that of the driving TFT T2. In this case, the gate electrode of the switching TFT T1may branch or protrude from the gate line GL, the first electrode of the switching TFT T1may branch or protrude from the data line DL, and the second electrode of the switching TFT T1may be connected to the gate electrode GE of the driving TFT T2through a via hole provided in the gate insulation layer103.

The pixel circuit PC may be covered by an interlayer insulation layer105. The interlayer insulation layer105may be provided all over the first base substrate100to cover the pixel circuit PC including the driving TFT T2. The interlayer insulation layer105according to an embodiment may be formed of an inorganic material, such as SiOx or SiNx, or an organic material such as benzocyclobutene or photo acryl. The interlayer insulation layer105may not be provided.

The passivation layer110may be provided all over the first base substrate100to cover a subpixel SP (i.e., the pixel circuit PC), or may be provided all over the first base substrate100to cover the interlayer insulation layer105. The passivation layer110may protect the pixel circuit PC including the driving TFT T2and may provide a planarization surface on the interlayer insulation layer105. The passivation layer110according to an embodiment may be formed of an organic material such as benzocyclobutene or photo acryl, and particularly, may be formed of photo acryl for convenience of a process.

The concave portion130may be provided in an emissive area of a subpixel area defined in the subpixel SP and may accommodate the light emitting device150. The concave portion130according to an embodiment may be provided concavely from the passivation layer110to have a certain depth D1. In this case, the concave portion130may include an accommodating space which is provided concavely from a top110aof the passivation layer110to have a depth D1corresponding to a thickness (or a total height) of the light emitting device150. Here, a floor surface of the concave portion130may be formed by removing a portion of the passivation layer110, a whole portion of the passivation layer110, the whole portion of the passivation layer110and a portion of the interlayer insulation layer105, or a whole portion of each of the passivation layer110, the interlayer insulation layer105, and the gate insulation layer103in order to have the depth D1which is set based on the thickness of the light emitting device150. For example, the concave portion130may be provided to have a depth of 2 μm to 6 μm from the top110aof the passivation layer110. The concave portion130may have a groove or cup shape having a size which is wider than a rear surface (or a bottom) of the light emitting device150.

The concave portion130according to an embodiment may include an inclined surface provided between the floor surface and the top110aof the passivation layer110, and the inclined surface may allow light emitted from the light emitting device150to travel toward the front of concave portion130.

The light emitting device150may be mounted on the concave portion130and may be electrically connected to the pixel circuit PC and a common power line CPL, and thus, may emit light with a current flowing from the pixel circuit PC (i.e., the driving TFT T2) to the common power line CPL. The light emitting device150according to an embodiment may include a light emitting layer EL, a first electrode (or an anode terminal) E1, and a second electrode (or a cathode terminal) E2.

The light emitting layer EL may emit light according to a recombination of an electron and a hole based on a current flowing between the first electrode E1and the second electrode E2. The light emitting layer EL according to an embodiment may include a first semiconductor layer151, an active layer153, and a second semiconductor layer155.

The first semiconductor layer151may supply an electron to the active layer153. The first semiconductor layer151according to an embodiment may be formed of an n-GaN-based semiconductor material, and examples of the n-GaN-based semiconductor material may include GaN, AlGaN, InGaN, AlInGaN, etc. Here, silicon (Si), germanium (Ge), selenium (Se), tellurium (Te), or carbon (C) may be used as impurities used for doping of the first semiconductor layer151.

The active layer153may be provided on one side of the first semiconductor layer151. The active layer153may have a multi quantum well (MQW) structure which includes a well layer and a barrier layer which is higher in band gap than the well layer. The active layer153according to an embodiment may have an MQW structure of InGaN/GaN or the like.

The second semiconductor layer155may be provided on the active layer153and may supply a hole to the active layer153. The second semiconductor layer155according to an embodiment may be formed of a p-GaN-based semiconductor material, and examples of the p-GaN-based semiconductor material may include GaN, AlGaN, InGaN, AlInGaN, etc. Here, magnesium (Mg), zinc (Zn), or beryllium (Be) may be used as impurities used for doping of the second semiconductor layer155.

The first electrode E1may be provided on the second semiconductor layer155. The first electrode E1may be connected to the source electrode SE of the driving TFT T2.

The second electrode E2may be provided on the other side of the first semiconductor layer151and may be electrically disconnected from the active layer153and the second semiconductor layer155. The second electrode E2may be connected to the common power line CPL.

Each of the first and second electrodes E1and E2according to an embodiment may be formed of a material including one or more materials of a metal material, such as gold (Au), tungsten (W), platinum (Pt), silicon (Si), iridium (Ir), silver (Ag), copper (Cu), nickel (Ni), titanium (Ti), or chromium (Cr), and an alloy thereof. In other embodiments, each of the first and second electrodes E1and E2may be formed of a transparent conductive material, and examples of the transparent conductive material may include indium tin oxide (ITO), indium zinc oxide (IZO), etc. However, the present embodiment is not limited thereto.

In addition, the first semiconductor layer151, the active layer153, and the second semiconductor layer155may be provided in a structure of being sequentially stacked on a semiconductor substrate. Here, the semiconductor substrate may include a semiconductor material included in a sapphire substrate or a silicon substrate. The semiconductor substrate may be used as a growth semiconductor substrate for growing each of the first semiconductor layer151, the active layer153, and the second semiconductor layer155, and then, may be separated from the first semiconductor layer151through a substrate separation process. Here, the substrate separation process may be a laser lift-off process or a chemical lift-off process. Therefore, since the growth semiconductor substrate is removed from the light emitting device150, the light emitting device150has a thin thickness, and thus, may be accommodated into the concave portion130provided in each subpixel SP.

The light emitting device150may emit the light according to the recombination of the electron and the hole based on the current flowing between the first electrode E1and the second electrode E2. In this case, the light emitted from the light emitting device150may pass through the first and second electrodes E1and E2and may be output to the outside. In other words, the light emitted from the light emitting device150may pass through the first and second electrodes E1and E2and may be output in a second direction opposite to a first direction toward the floor surface of the concave portion130, thereby displaying an image.

The light emitting device150may include a first portion (or a front portion) FP, including the first and second electrodes E1and E2connected to the pixel circuit PC, and a second portion (or a rear portion) RP opposite to the first portion FP. In this case, the first portion FP may be disposed relatively farther away from the floor surface of the concave portion130than the second portion RP. Here, the first portion FP may have a size which is less than that of the second portion RP, and in this case, the light emitting device150may have a cross-sectional surface having a trapezoid shape which includes a top corresponding to the first portion FP and a bottom corresponding to the second portion RP.

The planarization layer160may be provided on the passivation layer110to cover the light emitting device150. That is, the planarization layer160may be provided on the passivation layer110to have a thickness which enables the planarization layer160to cover a top of the passivation layer110and a front surface of the other accommodating space of the concave portion130into which the light emitting device150is accommodated.

The planarization layer160may provide a planarization surface on the passivation layer110. Also, the planarization layer160may be buried into the other accommodating space of the concave portion130into which the light emitting device150is accommodated, thereby fixing a position of the light emitting device150.

The pixel electrode PE may electrically connect the first electrode E1of the light emitting device150to the source electrode SE of the driving TFT T2and may be defined as an anode electrode. The pixel electrode PE according to an embodiment may be provided on a top160aof the planarization layer160overlapping the driving TFT T2and the first electrode E1of the light emitting device150. The pixel electrode PE may be electrically connected to the source electrode SE of the driving TFT T2through a first circuit contact hole CCH1which is provided to pass through the interlayer insulation layer105, the passivation layer110, and the planarization layer160, and may be electrically connected to the first electrode E1of the light emitting device150through a first electrode contact hole ECH1provided in the planarization layer160. Therefore, the first electrode E1of the light emitting device150may be electrically connected to the source electrode SE of the driving TFT T2through the pixel electrode PE. If the display device has a top emission structure, the pixel electrode PE may be formed of a transparent conductive material, and if the display device has a bottom emission structure, the pixel electrode PE may be formed of a light reflection conductive material. Here, the transparent conductive material may be indium tin oxide (ITO), indium zinc oxide (IZO), or the like, but is not limited thereto. The light reflection conductive material may be Al, Ag, Au, Pt, Cu, or the like, but is not limited thereto. The pixel electrode PE including the light reflection conductive material may be formed of a single layer including the light reflection conductive material or a multilayer including a plurality of the single layers which are stacked.

The common electrode CE may be electrically connected to the second electrode E2of the light emitting device150and the common power line CPL and may be defined as a cathode electrode. The common electrode CE may be provided on the top160aof the planarization layer160overlapping the second electrode E2of the light emitting device150and the common power line CPL. Here, the common electrode CE may be formed of a material which is the same as that of the pixel electrode PE.

One side of the common electrode CE according to an embodiment may be electrically connected to the common power line CPL through a second circuit contact hole CCH2which is provided to pass through the gate insulation layer103, the interlayer insulation layer105, the passivation layer110, and the planarization layer160. The other side of the common electrode CE may be electrically connected to the second electrode E2of the light emitting device150through a second electrode contact hole ECH2which is provided in the planarization layer160to overlap the second electrode E2of the light emitting device150. Therefore, the second electrode E2of the light emitting device150may be electrically connected to the common power line CPL through the common electrode CE.

The pixel electrode PE and the common electrode CE according to an embodiment may be simultaneously provided through an electrode patterning process using a lithography process, an etching process, and a deposition process of depositing an electrode material on the planarization layer160including the first and second circuit contact holes CCH1and CCH2and the first and second electrode contact holes ECH1and ECH2. Therefore, in the present embodiment, since the common electrode CE and the pixel electrode PE connecting the light emitting device150and the pixel circuit PC are simultaneously formed, an electrode connection process is simplified, and a process time taken in a process of connecting the light emitting device150and the pixel circuit PC is considerably shortened, thereby enhancing a productivity of the light emitting diode display device.

The display device according to the present embodiment may further include a transparent buffer layer170.

The transparent buffer layer170may be provided on the first base substrate100to cover a whole portion of the planarization layer160where the pixel electrode PE and the common electrode CE are provided, and thus, may provide a planarization surface on the planarization layer160, thereby protecting the light emitting device150and the pixel circuit PC from an external impact. Therefore, the pixel electrode PE and the common electrode CE may be provided between the planarization layer160and the transparent buffer layer170. The transparent buffer layer170may be an optical clear adhesive (OCA) or an optical clear resin (OCR), but is not limited thereto.

The display device according to the present embodiment may further include a reflective layer101provided under an emissive area of each subpixel SP.

The reflective layer101may be provided between the floor surface of the concave portion130and the first base substrate100to overlap the emissive area including the light emitting device150. The reflective layer101according to an embodiment may be formed of a material which is the same as that of the gate electrode GE of the driving TFT T2, and may be provided on the same layer as the gate electrode GE. The reflective layer101may reflect light, which is incident from the light emitting device150, toward the first portion FP of the light emitting device150. Accordingly, the display device according to the present embodiment may include the reflective layer101, and thus, may have a top emission structure. However, if the display device according to the present embodiment has a bottom emission structure, the reflective layer101may be omitted.

Optionally, the reflective layer101may be formed of a material which is the same as that of the source/drain electrode SE/DE of the driving TFT T2, and may be provided on the same layer as the source/drain electrode SE/DE.

In the display device according to the present embodiment, the light emitting device150mounted in each subpixel SP may be adhered to the floor surface of the concave portion130by an adhesive member120.

The adhesive member120may be disposed between the concave portion130of each subpixel SP and the light emitting device150and may attach the light emitting device150on the floor surface of the concave portion130, thereby primarily fixing the light emitting display device150.

The adhesive member120according to an embodiment may be attached (coated) on the second portion RP of the light emitting device150(i.e., a back surface of the first semiconductor layer151), and thus, in a mounting process of mounting the light emitting device150onto the concave portion130, the adhesive member120may be adhered to the concave portion130of each subpixel SP.

In other embodiments, the adhesive member120may be dotted onto the concave portion130of each subpixel SP and may be spread by pressure which is applied thereto in a mounting process performed for the light emitting device150, and thus, may be adhered to the second portion RP of the light emitting device150. Therefore, the light emitting device150mounted on the concave portion130may be primarily position-fixed by the adhesive member120. Accordingly, according to the present embodiment, the mounting process for the light emitting device150may be performed in a method of simply attaching the light emitting device150on the floor surface of the concave portion130, and thus, a mounting process time taken in performing the mounting process for the light emitting device150is shortened.

In other embodiments, the adhesive member120may be coated on the top110aof the passivation layer110and the floor surface and an inclined surface of the concave portion130. That is, the adhesive member120may be provided to wholly cover a portion of a front surface of the passivation layer110except the contact holes. In other words, the adhesive member120may be disposed between the passivation layer110and the planarization layer160and may be disposed between the passivation layer110and the light emitting device150. In other embodiments, the adhesive member120may be coated on the whole top110aof the passivation layer110, where the concave portion130is provided, to a certain thickness. A portion of the adhesive member120coated on the top110aof the passivation layer110, where the contact holes are to be provided, may be removed when forming the contact holes. Therefore, in the present embodiment, immediately before a mounting process for the light emitting device150, the adhesive member120may be coated on the whole top110aof the passivation layer110to have a certain thickness, and thus, according to the present embodiment, a process time taken in forming the adhesive member120is shortened.

In the present embodiment, the adhesive member120may be provided on the whole top110aof the passivation layer110, and thus, the planarization layer160according to the present embodiment is provided to cover the adhesive member120.

A mounting process for a light emitting device according to an embodiment may include a process of mounting a red light emitting device on each of red subpixels SP1, a process of mounting a green light emitting device on each of green subpixels SP2, and a process of mounting a blue light emitting device on each of blue subpixels SP3, and moreover, may further include a process of mounting a white light emitting device on each of white subpixels.

The mounting process for the light emitting device according to an embodiment may include only a process of mounting the white light emitting device on each of subpixels. In this case, the first base substrate100may include a color filter layer overlapping each subpixel. The color filter layer may transmit only light, having a wavelength of a color corresponding to a corresponding subpixel, of white light.

The mounting process for the light emitting device according to an embodiment may include only a process of mounting a first-color light emitting device on each subpixel. In this case, the first base substrate100may include a wavelength conversion layer and the color filter layer overlapping each subpixel. The wavelength conversion layer may emit light of a second color, based on some of light of the first color incident from the first-color light emitting device. The color filter layer may transmit only light, having a wavelength of a color corresponding to a corresponding subpixel, of white light based on a combination of the light of the first color and the light of the second color. Here, the first color may be blue, and the second color may be yellow. The wavelength conversion layer may include a phosphor or a quantum dot which emits the light of the second color, based on some of the light of the first color.

The display device according to the present embodiment provides the same effects as those of the above-described display device, and since the light emitting device150is accommodated into the concave portion130provided in each of the subpixels SP1to SP3, alignment precision is enhanced in the mounting (or transfer) process for the light emitting device150, thereby enhancing productivity.

FIG. 12is a plan view for describing a concave portion provided in a unit pixel according to an embodiment of the present disclosure, andFIG. 13is a cross-sectional view taken along line I-I′ illustrated inFIG. 12.

Referring toFIGS. 12 and 13, in the present embodiment, first to third subpixels SP1to SP3configuring each of a plurality of first unit pixels UP1may each include a concave portion130which is provided concavely from a top of a passivation layer110.

First, in each of the first unit pixels UP1, the second subpixel SP2may be provided in the middle of a unit pixel area, the first subpixel SP1may be provided on one side of the second subpixel SP2, and the third subpixel SP3may be provided on the other side of the second subpixel SP2.

The concave portion130provided in the second subpixel SP2may have a planarly tetragonal shape, and a center line CLg2of the concave portion130with respect to a first horizontal axis direction X may match a second center line CL2of the second subpixel SP2. For example, the concave portion130of the second subpixel SP2may be provided in a center portion of the first unit pixel UP1. Therefore, a distance L between a center portion of the concave portion130provided in the second subpixel SP2and an outer surface of a first base substrate100may be set to half “P/2” or less of a reference pixel pitch P.

The concave portion130provided in the first subpixel SP1may have a planarly tetragonal shape and may be provided close to the concave portion130provided in the second subpixel SP2. That is, a center line CLg1of the concave portion130provided in the first subpixel SP1with respect to the first horizontal axis direction X may be provided at a position which is spaced apart from a center line CL1of the first subpixel SP1by a first distance d1in a direction toward the second subpixel SP2.

The concave portion130provided in the third subpixel SP3may have a planarly tetragonal shape and may be provided close to the concave portion130provided in the second subpixel SP2. That is, a center line CLg3of the concave portion130provided in the third subpixel SP3with respect to the first horizontal axis direction X may be provided at a position which is spaced apart from a center line CL3of the third subpixel SP3by a second distance d2in a direction toward the second subpixel SP2.

The first to third subpixels SP1to SP3of each of the first unit pixels UP1may have the same width Wa with respect to the first horizontal axis direction X.

In each of the first unit pixels UP1, the concave portions130respectively provided in the first to third subpixels SP1to SP3may be provided to concentrate on a center portion of the first unit pixel UP1. Each first unit pixel UP1may have a first width W1corresponding to a predetermined resolution, and the plurality of first unit pixels UP1may be arranged at the reference pixel pitch P. Here, the reference pixel pitch P may be defined as a distance between center portions of two first unit pixels UP1which are adjacent to each other with respect to the first horizontal axis direction X and a second horizontal axis direction Y. In other words, the reference pixel pitch P may be defined as a distance between the same subpixels provided in two first unit pixels UP1which are adjacent to each other with respect to the first horizontal axis direction X. That is, the reference pixel pitch P may be defined as a distance between light emitting devices150respectively provided in second subpixels SP2of two adjacent first unit pixels UP1. For example, the first unit pixel UP1may be configured with a red subpixel SP1, a green subpixel SP2, and a blue subpixel SP3, and in this case, the reference pixel pitch P may be a distance between concave portions130(or light emitting devices150) respectively provided in adjacent red subpixels SP1, a distance between concave portions130(or light emitting devices150) respectively provided in adjacent green subpixels SP2, or a distance between concave portions130(or light emitting devices150) respectively provided in adjacent blue subpixels SP3, with respect to the first horizontal axis direction X.

In each of the plurality of second unit pixels UP2, the second subpixel SP2may be provided in the middle of a unit pixel area, the first subpixel SP1may be provided on one side of the second subpixel SP2, and the third subpixel SP3may be provided on the other side of the second subpixel SP2and may be provided adjacent to the outer surface of the first base substrate100. Here, the outer surface of the first base substrate100may be defined as a side wall vertical to an end of a front surface100aof the first base substrate100, or may be defined as an outermost surface of the first base substrate100exposed to the outside. That is, the side wall of the first base substrate100may be directly exposed to the outside, or may be covered by structures such as a routing line, a passivation layer, etc. and thus may not be directly exposed to the outside. Therefore, the outer surface of the first base substrate100may be defined as the outermost surface of the first base substrate100exposed to the outside.

The concave portions130respectively provided in the first to third subpixels SP1to SP3in each second unit pixel UP2are the same as the concave portions of the first unit pixels UP1, and thus, their repetitive descriptions are not provided.

In each of the second unit pixels UP2, since each of the first and second subpixels SP1and SP2is adjacent to a corresponding first unit pixel UP1, each of the first and second subpixels SP1and SP2may be provided to have the width Wa which is the same as that of each of subpixels of the corresponding first unit pixel UP1.

On the other hand, the third subpixel SP3of each second unit pixel UP2may be provided to have a width Wb which is narrower than the width Wa of each of the first and second subpixels SP1and SP2. In detail, in each second unit pixel UP2, the concave portions130may be provided to concentrate on center portions of unit pixels, and thus, even when a portion of an area of the third subpixel SP3adjacent to the non-display area IA of the first base substrate100is removed, the quality of an image displayed on a corresponding unit pixel UP2is not affected. Therefore, the width Wb of the third subpixel SP3with respect to the first horizontal axis direction X may be reduced by the second distance d2at which the light emitting device150mounted on the third subpixel SP3is disposed close to the second subpixel SP2with respect to the center line CL3of the third subpixel SP3. In this case, a maximum distance L between the second unit pixel UP2and the outer surface of the first base substrate100may be set to half “P/2” or less of the reference pixel pitch P at which the plurality of first unit pixels UP1are arranged, namely, may be set equal to or less than half of the reference pixel pitch P. Therefore, since a size of each of the third subpixels SP3is reduced in the second unit pixels UP2adjacent to a bezel area of the first base substrate100, the display device according to the present embodiment has a bezel width suitable for a boundary portion between display devices connected to each other in a multi-screen display device.

In addition, the display device according to an embodiment of the present disclosure may further include a side sealing member107.

The side sealing member107may be provided to cover the outer surface of the first base substrate100and a side surface of the transparent buffer layer170. The side sealing member107according to an embodiment may be formed of a silicon-based or UV curing-based sealant (or resin), but considering a process tack time, the side sealing member107may be formed of a UV curing-based sealant. Also, the side sealing member107may have a color (for example, blue, red, green, or black), or may be formed of a colored resin or a light blocking resin for preventing side light leakage without being limited thereto. The side sealing member107prevents side light leakage while light emitted from the light emitting device150of each subpixel SP travels in a direction from the inside of the transparent buffer layer170to an outermost surface, and buffers an external impact to prevent a side surface of each of the first base substrate100and the transparent buffer layer170from being damaged by the external impact.

FIG. 14is a cross-sectional view for describing a modification embodiment of a concave portion according to an embodiment of the present disclosure.

Referring toFIG. 14, a plurality of concave portions130respectively provided in a plurality of subpixels SP1to SP3of each of a plurality unit pixels UP1and UP2according to the modification embodiment may have the same shapes and may be formed concavely from a passivation layer110to have different depths D1to D3in respective subpixels SP.

The concave portions130according to an embodiment may be provided to have the different depths D1to D3from the passivation layer110, based on a height of a light emitting device150which is to be provided in a corresponding subpixel, thereby removing or minimizing a height deviation (or a step height) between light emitting devices by colors.

In order to realize a color image, the display device according to the present embodiment may include a red subpixel SP1, a green subpixel SP2, and a blue subpixel SP3, and the light emitting device150may be provided by colors and may be disposed in the concave portion130provided in a subpixel having a corresponding color. In this case, the color-based light emitting devices150may have different heights (or thicknesses) due to a process error of a manufacturing process. For example, thicknesses of the color-based light emitting devices150may be thickened in the order of red, green, and blue. In this case, the depths D1to D3of the concave portions130may be deeply provided in the order of the red subpixel SP1, the green subpixel SP2, and the blue subpixel SP3, based on a height of a corresponding light emitting device150.

Therefore, in the present embodiment, the depths of the concave portions130provided in respective subpixels may be differently set based on a height (or a thickness) of the light emitting device150which is to be provided in a corresponding subpixel, and thus, uppermost surfaces (for example, tops of first electrodes E1) of the color-based light emitting devices150disposed in respective subpixels may be disposed on the same horizontal line HL, thereby preventing an open defect, where first electrodes (or second electrodes) of the color-based light emitting devices150are not exposed, from occurring due to a thickness deviation between the color-based light emitting devices150in a patterning process for first and second electrode contact holes. Also, in the present embodiment, in the top emission structure, an optical distance between a reflective layer101and the color-based light emitting devices of each subpixel is optimized by using the concave portions130which are provided to the different depths D1to D3in respective subpixels, and thus, a reflection efficiency of the reflective layer101is improved, thereby maximizing a light efficiency of each of the light emitting devices.

FIG. 15is a plan view for describing a modification embodiment of a concave portion according to an embodiment of the present disclosure.

Referring toFIG. 15, in the present embodiment, a plurality of concave portions130respectively provided in a plurality of subpixels SP1to SP3of each of a plurality of unit pixels UP1and UP2may communicate with each other without a boundary portion and may include one accommodating space. That is, each of a plurality of first unit pixels UP1and each of a plurality of second unit pixels UP2may include only one concave portion130provided all over first to third subpixels SP1to SP3.

The concave portion130may have a tetragonal shape which extends toward the first subpixel SP1and the third subpixel SP3with respect to a center portion of each of the unit pixels UP1and UP2or a center line CL2of the second subpixel SP2. That is, a center line CLg of the concave portion130may match the center line CL2of the second subpixels SP2with respect to the first horizontal axis direction X.

As described above, in the present embodiment, since the one concave portion130is provided in the unit pixels UP1and UP2, deviation of the light emitting device150is prevented in a mounting process for a light emitting device150corresponding to each of the subpixels SP1to SP3, and an alignment precision of the light emitting device150is enhanced.

FIG. 16is another cross-sectional view taken along line I-I′ illustrated inFIG. 12and illustrates an example where a color filter is added to the display device according to an embodiment of the present disclosure. Hereinafter, therefore, only an element added to the display device according to an embodiment of the present disclosure will be described.

Referring toFIG. 16along withFIG. 12, the display device according to the present embodiment may further include a black matrix BM and a color filter layer CFL.

First, a light emitting device150provided in each of a plurality of subpixels SP1to SP3may emit white light. That is, all the light emitting devices150provided on a first base substrate100may be white light emitting devices emitting white light.

The black matrix BM may define an opening area of each of the subpixels SP1to SP3and may be directly provided on a top170aof a transparent buffer layer170which overlaps the light emitting device150of each of the subpixels SP1to SP3in a one-to-one relationship, thereby preventing color mixture between adjacent subpixels SP1to SP3. The black matrix BM may include a light absorbing material.

Optionally, the black matrix BM may be provided to cover side surface of the transparent buffer layer170and an outer surface of the first base substrate100. In this case, the black matrix BM prevents side light leakage while light emitted from the light emitting device150of each of the subpixels SP1to SP3travels in a direction from the inside of the transparent buffer layer170to an outermost surface.

The color filter layer CFL may be directly formed on a top170aof the transparent buffer layer170overlapping the opening area defined by the black matrix BM and may include a red color filter CF1, a green color filter CF2, and a blue color filter CF3corresponding to respective colors defined in the plurality of subpixels SP1to SP3. The color filter layer CFL may transmit only light, having a wavelength of a color corresponding to a corresponding subpixel SP, of the white light emitted from each of the subpixels SP1to SP3.

In addition, the display device according to the present embodiment may further include a cover layer190.

The cover layer190may be provided on the first base substrate100to cover the black matrix BM and the color filter layer CFL. The cover layer190according to an embodiment may be formed of a material having a relatively low refractive index. For example, the cover layer190may be formed of LiF, MgF2, CaF2, ScF3, and/or the like and may have a multi-layer structure having different refractive indexes. The cover layer190may be provided on the first base substrate100to cover the black matrix BM and the color filter layer CFL, thereby protecting each of the subpixels SP1to SP3and efficiently outputting light, emitted from a light emitting device150of each of the subpixels SP1to SP3, to the outside.

Optionally, the display device according to the present embodiment may further include a side coating layer109.

The side coating layer109may be provided to cover an outer surface of the cover layer109. The side coating layer109according to an embodiment may be provided to cover the outer surface of the cover layer190through a coating process using a black ink including a black-based light absorbing material. Furthermore, the side coating layer109may be additionally provided on the outer surface of the first base substrate100, a side surface of the black matrix BM, and an outer surface of a second base substrate200. The side coating layer109prevents side light leakage while light emitted from the light emitting device150of each of the subpixels SP1to SP3travels in a direction from the inside of the cover layer190to an outermost surface.

The cover layer190may be replaced with a transparent substrate including a glass material or a transparent plastic material, and in this case, the transparent substrate may be adhered to the black matrix BM and the color filter layer CFL by using a transparent adhesive member. Furthermore, the black matrix BM and the color filter layer CFL may be provided on the transparent substrate without being directly be formed on a top170aof the transparent buffer layer170, and in this case, the transparent substrate including the black matrix BM and the color filter layer CFL may be adhered to the top170aof the transparent buffer layer170by using the transparent adhesive member.

As described above, in the present embodiment, since the light emitting devices150having the same color are respectively mounted on the subpixels SP1to SP3, a mounting process for the light emitting devices150may be performed without differentiating light emitting devices by colors, thereby shortening a mounting process time taken in the mounting process for the light emitting devices.

FIG. 17is another cross-sectional view taken along line I-I′ illustrated inFIG. 12and illustrates an example where a wavelength conversion layer is added to the display device illustrated inFIG. 16. Hereinafter, therefore, the wavelength conversion layer and elements relevant thereto will be described.

Referring toFIG. 17, in the display device according to the present embodiment, if a light emitting device150emitting light of a first color except white is identically disposed in each of a plurality of subpixels SP1to SP3, a wavelength conversion layer180may be provided on a top of a transparent buffer layer170, for realizing colors through a plurality of unit subpixels UP1and UP2. That is, the wavelength conversion layer180may be provided between the color filter layer CFL and the color filter layer170.

The wavelength conversion layer180may emit light of a second color, based on the light of the first color incident from the light emitting device150of each of the subpixels SP1to SP3. That is, the wavelength conversion layer180may absorb the light of the first color and may emit the light of the second color through re-emission. Here, the light of the first color may be blue light, and the light of the second color may be yellow light.

For example, the wavelength conversion layer180may be directly coated on a top170aof the transparent buffer layer170in a liquid state, and then, may be cured by a curing process using heat and/or light. As another example, the wavelength conversion layer180may be manufactured in a sheet form and may be directly adhered to the top170aof the transparent buffer layer170.

The wavelength conversion layer180according to an embodiment may include a phosphor or a quantum dot.

The phosphor according to an embodiment may be a yellow phosphor which is excited by blue light to emit yellow light, and for example, may be an yttrium aluminum garnet (YAG)-based material.

The quantum dot according to an embodiment may be excited by blue light to emit yellow light and may have a size for emitting light having a yellow wavelength, and for example, may include CdS, CdSe, CdTe, ZnS, ZnSe, GaAs, GaP, GaAs-P, Ga-Sb, InAs, InP, InSb, AlAs, AlP, AlSb, and/or the like.

The light of the second color, which is re-emitted from the wavelength conversion layer180according to the present embodiment and is irradiated onto a cover layer190, may be combined with the light of the first color irradiated onto the cover layer190without being re-emitted from the wavelength conversion layer180, and thus, may be converted into white light. The white light may be filtered by a color filter overlapping each of the subpixels SP1to SP3, and thus, may be emitted as color light corresponding to each of the subpixels SP1to SP3.

Except that the black matrix BM and the color filter layer CFL are provided on the top170aof the wavelength conversion layer180, the black matrix BM and the color filter layer CFL are the same asFIG. 16, and thus, their detailed descriptions are not repeated.

As described above, in the present embodiment, since the light emitting devices150having the same color are respectively mounted on the subpixels SP1to SP3, a mounting process for the light emitting devices150may be performed without differentiating light emitting devices by colors, thereby shortening a mounting process time taken in the mounting process for the light emitting devices.

The cover layer190may be replaced with a transparent substrate including a glass material or a transparent plastic material, and in this case, the transparent substrate may be adhered to the wavelength conversion layer180by using a transparent adhesive member. Furthermore, the wavelength conversion layer180may be provided on the transparent substrate without being directly be formed on a top170aof the transparent buffer layer170, and in this case, the transparent substrate may be adhered to the top170aof the transparent buffer layer170by using the transparent adhesive member.

In the display device according to the embodiments of the present disclosure, a micro light emitting diode display device including a subpixel including a light emitting device has been described above as an example, but the technical features of the line substrate according to the embodiments of the present disclosure may be identically applied to all flat panel display devices such as LCD devices, organic light emitting display devices, and quantum dot display devices, in addition to the micro light emitting diode display device.

FIG. 18is an isometric view for describing a multi-screen display device according to an embodiment of the present disclosure, andFIG. 19is a cross-sectional view taken along line II-II′ illustrated inFIG. 18.

Referring toFIGS. 18 and 19along withFIG. 13, the multi-screen display device according to the present embodiment may include a plurality of screen modules500-1to500-4and a housing600.

The plurality of screen modules500-1to500-4may be arranged in an N×M form (where N is a positive integer equal to or more than two, and M is a positive integer equal to or more than two) to respectively display individual images or divisionally display one image. The plurality of screen modules500-1to500-4may each include the light emitting diode display device according to the embodiments of the present disclosure illustrated inFIGS. 1 to 17, and a repetitive description on the display device is not provided.

Side surfaces of the plurality of screen modules500-1to500-4according to an embodiment may be coupled to each other by a module coupling member700provided on the outer surface of the first base substrate100. The module coupling member700may couple the side surfaces of two adjacent screen modules of the plurality of screen modules500-1to500-4arranged in a lattice form, thereby implementing the multi-screen display device. The module coupling member700according to an embodiment may be formed of an adhesive or a double-sided tape which enables a relatively thin thickness, for minimizing a space between two adjacent screen modules of the plurality of screen modules500-1to500-4.

In each of the plurality of screen modules500-1to500-4, a maximum distance L between the second unit pixel UP2and the outer surface of the display substrate10may be half “P/2” or less of the reference pixel pitch P at which the plurality of first unit pixels UP1are arranged. Therefore, a maximum distance between second unit pixels UP2of two adjacent screen modules of which side surfaces are coupled to each other with the module coupling member700therebetween may be equal to or less than the reference pixel pitch P. In other words, a pixel pitch between the second unit pixels UP2of two adjacent screen modules may be equal to or less than the reference pixel pitch P at which the first unit pixels UP1respectively provided in the plurality of screen modules500-1to500-4are arranged. Therefore, in the present embodiment, an area where a dark portion caused by a boundary portion between two adjacent screen modules of the screen modules500-1to500-4occurs is minimized or removed, and thus, an image where a sense of discontinuity of a whole screen is minimized may be displayed.

The housing600may support a rear edge of each of the plurality of screen modules500-1to500-4and may cover a rear surface of the plurality of screen modules500-1to500-4. The housing600according to an embodiment may include a housing plate610, covering the rear surface of each of the plurality of screen modules500-1to500-4, and a housing side wall630which is provided vertical to the housing plate610and supports the rear edge of each of the plurality of screen modules500-1to500-4.

The housing plate610according to an embodiment may be configured as one body covering the whole rear surface of each of the plurality of screen modules500-1to500-4.

The housing plate610according to an embodiment may be configured with a plurality of division plates to overlap the rear surface of each of the plurality of screen modules500-1to500-4.

The housing side wall630may be installed vertical to a top of the housing plate610overlapping the rear edge of each of the plurality of screen modules500-1to500-4and may individually support the rear edge of each of the plurality of screen modules500-1to500-4. In this case, the housing side wall630may support the rear edge of each of the plurality of screen modules500-1to500-4through a module supporting member650. Here, the module supporting member650may be an elastic member, a foam pad, a double-sided tape, or the like.

In addition, the housing600may include a plurality of module housings including the housing plate610and the housing side wall630. Each of the plurality of housing modules may individually support the rear edges of the plurality of screen modules500-1to500-4and may cover the rear surfaces of the plurality of screen modules500-1to500-4. In this case, the housing600may include a housing coupling member800provided between the plurality of module housings. The housing coupling member800may be inserted into a space between adjacent module housings and may be fixed to the housing plate610of each of adjacent module housings by a fastening member such as a bolt, a screw, and/or the like.

In addition, the multi-screen display device according to the present embodiment may further include an integration control board900and an image signal generator910mounted on the integration control board900.

The integration control board900may be disposed in an accommodating space provided on the rear surface of each of the plurality of screen modules500-1to500-4by the housing600. The integration control board900may be connected to the control board250of each of the plurality of screen modules500-1to500-4through at least one signal cable930.

The image signal generator910may be mounted on the integration control board900. The image signal generator910may receive a raw image signal supplied from an external host driving system and may generate a module-based input image signal corresponding to each of images which are to be respectively displayed by display devices of the plurality of screen modules500-1to500-4, based on the received raw image signal. That is, the image signal generator910may receive all resolution information, including a first display area AA1and a second display area AA2, about each of the plurality of screen modules500-1to500-4, divide the raw image signal according to the resolution information about each module to generate the module-based input image signal, and supply the module-based input image signal to a corresponding screen module of the plurality of screen modules500-1to500-4. Therefore, each of the plurality of screen modules500-1to500-4may display a module-based image corresponding to module-based panel image data, based on the input image signal supplied from the image signal generator910.

As described above, since the multi-screen display device according to the present embodiment includes the screen modules500-1to500-4configured with the light emitting diode display device according to the embodiments of the present disclosure, an area where a dark portion caused by a boundary portion between two adjacent screen modules of the screen modules500-1to500-4occurs is minimized or removed, and thus, an image where a sense of discontinuity of a whole screen is minimized may be displayed.

FIG. 20Ais a multi-screen display device of the related art.FIG. 20Bis a multi-screen display device according to an embodiment of the present disclosure.

First, referring toFIG. 20A, in the related art multi-screen display device, since an image is displayed on only a display area AA of each of a plurality of display devices, it can be seen that due to a bezel area BA based on a front case of each of the plurality of display devices, a dark portion occurs in a boundary portion between display devices coupled to each other, and a disconnected image caused by the dark portion of the boundary portion is displayed in a whole screen.

On the other hand, referring toFIG. 20B, in the multi-screen display device according to the embodiments of the present disclosure, since a pixel pitch between second unit pixels of two adjacent screen modules of which side surfaces are coupled to each other is equal to or less than a reference pixel pitch of a first unit pixel, it can be seen that an area where a dark portion caused by a boundary portion between a plurality of screen modules occurs is minimized or removed, and thus, an image where a sense of discontinuity of a whole screen is minimized is displayed.

As a result, even in a case where side surfaces of a plurality of screen modules are coupled to each other in a lattice form, the multi-screen display device according to the embodiments of the present disclosure may display one image where a sense of discontinuity of a whole screen is minimized, thereby enhancing a degree of viewing immersion of a user for an image displayed on a large-size screen.

As described above, according to the embodiments of the present disclosure, the display device has a minimized or zeroed bezel area by removing a pad part provided in a bezel area of a display substrate and has a bezel width suitable for minimizing a boundary portion between display devices coupled to each other in a multi-screen display device. Also, according to the embodiments of the present disclosure, one image where a sense of discontinuity of a whole screen is minimized is displayed even in a case where side surfaces of a plurality of screen modules are coupled to each other in a lattice form, thereby enhancing a degree of viewing immersion of a user for an image displayed on a large-size screen.