Voltage sensing circuit

A voltage sensing circuit includes voltage regulators, oscillator circuits, delay circuits, and a detector circuit. The detector circuit detects characteristics of signaling received from a first oscillator circuit and characteristics of signaling received from a second oscillator circuit. The detector circuit compares the detected characteristics of the signaling from the first oscillator circuit and the second oscillator circuit to determine whether the detected characteristics from the first oscillator circuit and the second oscillator circuit meet a particular criterion for providing voltage manipulation for the voltage sensing circuit.

TECHNICAL FIELD

Embodiments of the disclosure relate generally to digital logic circuits, and more specifically, relate to a voltage sensing circuit.

BACKGROUND

A memory system can include one or more digital circuits that can include various circuitry. In general, a portion of the circuitry can provide a voltage signal to power the digital circuits and/or to power components of the memory system.

DETAILED DESCRIPTION

Aspects of the present disclosure are directed to a voltage sensing circuit. The voltage sensing circuit can determine an instantaneous voltage associated with a system (e.g., a System-on-Chip (SoC), application-specific integrated circuit (ASIC), field-programmable gate array (FPGA), or other hardware circuitry) in order to reduce power consumption and/or to improve performance in the system in comparison to approaches that do not employ such voltage sensing circuits. Accordingly, the voltage sensing circuit(s) described herein can provide benefits in systems that rely on instantaneous (or near-instantaneous) voltage sensing to track, limit, adjust, and/or manipulate power consumption and/or noise dynamically. Examples of voltage sensing circuit(s) and other components that can be utilized to facilitate embodiments of the present disclosure are described below in conjunction withFIG.1, et alibi.

The voltage sensing circuit(s) described herein include various circuit components (e.g., voltage regulators, sensor circuits, delay circuits, detector circuits, etc.) that can allow for instantaneous voltages within the system to be determined. As described in more detail, herein, the voltage sensing circuit can include a first oscillator circuit (e.g., a free-running oscillator) that is powered from a rail of a voltage regulator (e.g., a rail of a voltage regulator that is local to the system and/or provides a measured voltage that may or may not be coupled to a main power supply of a system associated with the voltage sensing circuit(s)). In this orientation, the oscillator circuit can serve as a voltage sensor that is part of the voltage sensing circuitry. The voltage sensing circuit can further include a second oscillator circuit (e.g., a reference oscillator or delay circuit) that is powered from a separate voltage supply (e.g., a voltage regulator that provides a stable voltage that is characterized by low noise and/or low voltage fluctuation, such as a threshold voltage to a system associated with the voltage sensing circuit(s)).

As described in more detail, herein, frequency differences between the oscillator circuits can be compared to determine an instantaneous sense voltage value that corresponds to the actual sensed voltage at a particular moment in time of the system associated with the voltage sensing circuit(s). In addition, a phase difference between one of the oscillator circuits and a delay circuit can be compared to determine an instantaneous sense voltage value that corresponds to the actual sensed voltage at a particular moment in time of the system associated with the voltage sensing circuit(s). In the case of compared frequencies, a difference in the compared frequencies indicates that oscillators are subjected to differing voltages, while in the case of the phase associated with a signal from the oscillator being compared to the delay circuit, a phase difference may be detected with the oscillator and the delay circuit are subjected to differing voltage. By allowing for instantaneous (or near-instantaneous) voltage sensing using the voltage sensing circuit(s) described herein, electrical signals, such as voltages, within the system can be tracked, limited, adjusted, and/or manipulated to dynamically alter power consumption and/or noise in the system, and, in particular in automated power management systems.

In addition, embodiments herein allow for a threshold voltage to be set for use by the voltage sensing circuit and/or components coupled thereto. For example, a magnitude of a voltage signal generated by one or more voltage regulators can be set as a threshold voltage for use by the voltage sensing circuit and/or components coupled thereto. By comparing various parameters (e.g., frequencies, phase shifts, etc.) that are determined by the components described herein (e.g., by the detectors circuits), it is possible to determine whether a current operational voltage is greater than or less than the threshold voltage. Using this information, it is possible to alter the threshold voltage and/or the operational voltage to a higher or lower voltage in order to manipulate dynamic power consumption and/or noise in a system such as an automated power management system.

In general, an oscillator is an electronic circuit that produces a periodic, oscillating electronic signal, often a sine wave, a square wave, or triangle wave. An oscillator can be used to convert direct current (DC) from a voltage supply or a power supply to an alternating current (AC) signal. An oscillator can be a “free-running” oscillator (i.e., an oscillator that operates in the absence of a clock signal) or a “reference” oscillator (i.e., an oscillator that can be used to derive or generate a time reference and/or a frequency reference for other components of a system).

FIG.1illustrates an example system including a voltage sensing circuit100in accordance with some embodiments of the present disclosure. The example system, which can be referred to in the alternative as an “apparatus,” includes a voltage regulator102(e.g., a “first voltage regulator”) that is configured to generate and apply a power supply signal (e.g., a supply voltage signal) to a sensor oscillator circuit104-1(e.g., a “first sensor oscillator circuit”). As shown inFIG.1, the voltage regulator102is further configured to generate and apply the power supply signal to one or more logic blocks (i.e., the logic block A114, the logic block B116, and/or the logic block C118).

The voltage sensing circuit100can further include voltage regulators106-1to106-N, which can be coupled to the reference oscillator circuits108-1to108-N. The reference oscillator circuits108-1to108-N can be coupled to respective frequency detectors110-1to110-2, which are coupled to a management circuit112-1. As shown inFIG.1, the management circuit112-1can be a clock management circuit that provides timing signals (e.g., the “CLK” signal) to the logic block A114and/or to the logic block B116; however, embodiments are not so limited, and in some embodiments, the management circuit112-1can be a power management circuit that provides power signals (e.g., regulated, altered, and/or modulated power signals) to the logic block A114and/or to the logic block B116, and/or a voltage management circuit that provides voltage signals (e.g., regulated, altered, and/or modulated voltage signals) to the logic block A114and/or to the logic block B116, and/or to other components that may be coupled to the voltage sensing circuit100.

The reference oscillator circuits108-1to108-N can further be coupled to additional frequency detectors, such as the frequency detectors110-3to110-M. The frequency detectors110-3to110-M can be coupled to the logic block C118, which, as shown inFIG.1, includes clock management circuitry112-P and sensor oscillator circuit104-X. In the portion of the voltage sensing circuit100that includes the logic block C118, the sensor oscillator circuit104-X can be configured to transfer a sensed frequency signal to the frequency detectors110-3to110-M.

In some embodiments, the sensor oscillator circuit104-1(and/or the sensor oscillator circuit104-X) can be a free-running oscillator that is configured to convert the power supply signal received from the voltage regulator into an alternating current signal (or a “sensed frequency”) and transfer the sensed frequency to the frequency detector110-1(or to the frequency detector110-M in the case of the sensor oscillator circuit104-X).

The reference oscillator circuits108-1to108-N can be “reference” oscillators (i.e., oscillators that can be used to derive or generate a time reference and/or a frequency reference for other components of a system) and can be configured to receive a voltage signal from the voltage regulator106-1and the voltage regulator106-N, respectively. The voltage regulators106-1to106-N can generate a measured (e.g., known) voltage and transfer a voltage signal corresponding to the measured voltage to the reference oscillators108-1to108-N, respectively. The reference oscillators108-1to108-N can then generate and output a reference frequency.

In the embodiment shown inFIG.1, the frequency detector110-1can receive the sensed frequency from the sensor oscillator circuit104-1and the reference frequency from the reference oscillator108-1and compare characteristics of the frequency of the sensed frequency and the reference frequency to determine if the sensed frequency and the reference frequency are the same or are different. Depending on whether the sensed frequency and the reference frequency are the same or are different, the voltage sensing circuit100can take an action (or cause an action to be taken) to track, limit, adjust or manipulate the dynamic power available to the voltage sensing circuit100to provide voltage manipulation (e.g., voltage drop compensation, voltage spike compensation, etc.) to the components thereof, or to components externally coupled to the voltage sensing circuit100. In some embodiments, the action can include altering a clocking speed of, for example, one or more of the management circuits112-1to112-P to limit, adjust or manipulate the dynamic power available to the voltage sensing circuit100. As mentioned above, however, embodiments are not so limited and, in some embodiments, the management circuits112-1to112-P can take an action to alter a power signal and/or a voltage signal to limit, adjust or manipulate the dynamic power available to the voltage sensing circuit100.

The logic block A114, the logic block B116, and/or the logic block C118can include various hardware that form one or more cores (e.g., “intellectual property (IP) cores”). As used herein, a “core” or “IP core” generally refers to one or more blocks of data and/or logic that form constituent components of an application-specific integrated circuit or field-programmable gate array. The logic block A114, the logic block B116, and/or the logic block C118can be designed, built, and/or otherwise configured to perform specific tasks and/or functions within the systems described herein. In some embodiments, the voltage sensing circuit100can take an action (or cause an action to be taken) to track, limit, adjust or manipulate the dynamic power available to the voltage sensing circuit100to provide voltage manipulation to the logic block A114, the logic block B116, and/or the logic block C118.

In a non-limiting example, an apparatus (e.g., the voltage sensing circuit100) includes a first voltage regulator102coupled to a first oscillator circuit104and a second voltage regulator106coupled to a second oscillator circuit108. A detector circuit (e.g., the frequency detector circuit110and/or the phase detector circuit211ofFIG.2) is coupled to the first oscillator circuit104and the second oscillator circuit108.

The detector circuit can detect characteristics of signaling received from the first oscillator circuit104and detect characteristics of signaling from the second oscillator circuit108. The detector circuit can then compare the detected characteristics of the signaling from the first oscillator circuit104and the detected characteristics of the signaling from the second oscillator circuit108to determine whether the detected characteristics from the first oscillator circuit104and the detected characteristics from the second oscillator circuit108meet a particular criterion as part of an operation to provide voltage manipulation to one or more components of the apparatus.

In some embodiments, the detected characteristics can include a frequency (e.g., a frequency of a waveform corresponding to the signaling) and/or a phase (e.g., a phase of a waveform corresponding to the signaling). That is, in some embodiments, the characteristics of the signaling from the first oscillator circuit104and the characteristics of the signaling from the second oscillator circuit108comprise a frequency associated with the signaling from the first oscillator circuit104and a frequency associated with the signaling from the second oscillator circuit108. Embodiments are not so limited, however, and in some embodiments, the characteristics of the signaling from the first oscillator circuit104and the characteristics of the signaling from the second oscillator circuit108comprise a phase associated with the signaling from the first oscillator circuit104and a phase associated with the signaling from the second oscillator circuit108.

As described above, the first voltage regulator102can be a voltage regulator that generates and supplies a power supply signal (e.g., a supply voltage signal) to various components of the apparatus, while the second voltage regulator106can generate a measured (e.g., known) reference voltage signal. In some embodiments, the second voltage regulator108can be configured to generate a voltage signal that is offset by a factor from a threshold voltage signal, as described in more detail in connection withFIG.2, herein.

In some embodiments, the first voltage regulator102, the first oscillator circuit104, the second voltage regulator106, the second oscillator circuit108, and the detector circuit110are resident on an application-specific integrated circuit. As used herein, the term “resident on” refers to something that is physically located on a particular component. For example, the first voltage regulator102, the first oscillator circuit104, the second voltage regulator106, the second oscillator circuit108, and the detector circuit110being “resident on” the apparatus (e.g., an ASIC, FPGA, etc.) refers to a condition in which the hardware circuitry that comprises the first voltage regulator102, the first oscillator circuit104, the second voltage regulator106, the second oscillator circuit108, and the detector circuit110is physically located on the apparatus. The term “resident on” may be used interchangeably with other terms such as “deployed on” or “located on,” herein.

In such embodiments, the apparatus can include a plurality of logic blocks (e.g., the logic block A114, the logic block B116, and/or the logic block C118) can be configured to receive signaling based on whether the detected characteristics from first oscillator circuit104the detected characteristics from the second oscillator circuit108meet the particular criterion. In general, the term “particular criterion,” as used herein refers to one or more criteria in which the detected and/or determined characteristics of the signaling associated with the signaling from the first oscillator circuit104and/or the signaling from the second oscillator circuit108are substantially the same and/or substantially equal. As used herein, the term “substantially” intends that the characteristic need not be absolute, but is close enough so as to achieve the advantages of the characteristic. For example, “substantially the same” or “substantially equal” are not limited to a condition in which the characteristics of the signals are absolutely the same or absolutely equal but are the same and/or equal within manufacturing limitations, operational conditions, etc. to achieve the characteristics of being “the same” or “equal.” For example, minor discrepancies in the characteristics of the signaling may lead to a scenario in which the characteristics are not absolutely the same or equal, but are substantially equal such that components of the apparatus function as if said characteristics are the same or equal. It is further contemplated, however, that such characteristics may be exactly the same or exactly equal given the context of the disclosure.

As described in more detail herein, when the “particular criterion” is met, the voltage sensing circuit100can cause performance of operations to track, limit, adjust, and/or manipulate power consumption and/or noise in a system such as an automated power management system, in which the voltage sensing circuit100is deployed. For example, the voltage sensing circuit100can cause performance of operations to to alter a power signal and/or a voltage signal to dynamically or otherwise limit, adjust, or manipulate the voltage, current, and/or power, among other signaling parameters, available to the voltage sensing circuit100and/or to components external to the voltage sensing circuit100. However, embodiments of the present disclosure contemplate scenarios in which such operations may be performed when the “particular criterion” is either not met or is exceeded. For example, embodiments herein allow for performance of operations to track, limit, adjust, and/or manipulate power consumption and/or noise in a system in response to the “particular criterion” being exceeded or not being met.

In other embodiments, the voltage sensing circuit100can be deployed on, or otherwise included in a computing device such as a desktop computer, laptop computer, server, network server, mobile computing device, a vehicle (e.g., airplane, drone, train, automobile, or other conveyance), Internet of Things (IoT) enabled device, embedded computer (e.g., one included in a vehicle, industrial equipment, or a networked commercial device), or such computing device that includes memory and a processing device. As used herein, the term “mobile computing device” generally refers to a handheld computing device that has a slate or phablet form factor. In general, a slate form factor can include a display screen that is between approximately 3 inches and 5.2 inches (measured diagonally), while a phablet form factor can include a display screen that is between approximately 5.2 inches and 7 inches (measured diagonally). Examples of “mobile computing devices” are not so limited, however, and in some embodiments, a “mobile computing device” can refer to an IoT device, among other types of edge computing devices.

Such computing devices can include a host system that is coupled to a memory system (e.g., one or more storage devices, memory modules, or a hybrid of a storage device and memory module). A host system can include a processor chipset and a software stack executed by the processor chipset. The processor chipset can include one or more cores, one or more caches, a memory controller (e.g., an SSD controller), and a storage protocol controller (e.g., PCIe controller, SATA controller). The host system uses the storage device, the memory module, or a hybrid of the storage device and the memory module, for example, to write data to the storage device, the memory module, or the hybrid of a storage device and memory module and read data from the storage device, the memory module, or the hybrid of a storage device and memory module.

In these examples, the host system can include a processing unit such as a central processing unit (CPU) that is configured to execute an operating system. In some embodiments, the processing unit can execute a complex instruction set computer architecture, such an ×86 or other architecture suitable for use as a CPU for a host system.

A host system can be coupled to a memory system via a physical host interface. Examples of a physical host interface include, but are not limited to, a serial advanced technology attachment (SATA) interface, a peripheral component interconnect express (PCIe) interface, universal serial bus (USB) interface, Fibre Channel, Serial Attached SCSI (SAS), Small Computer System Interface (SCSI), a double data rate (DDR) memory bus, a dual in-line memory module (DIMM) interface (e.g., DIMM socket interface that supports Double Data Rate (DDR)), Open NAND Flash Interface (ONFI), Double Data Rate (DDR), Low Power Double Data Rate (LPDDR), or any other interface. The physical host interface can be used to transmit data between the host system and the memory system. The host system can further utilize an NVM Express (NVMe) interface to access components when the memory system is coupled with the host system by the PCIe interface. The physical host interface can provide an interface for passing control, address, data, and other signals between the memory system and the host system. In general, the host system can access multiple memory sub-systems via a same communication connection, multiple separate communication connections, and/or a combination of communication connections.

A memory system can include any combination of the different types of non-volatile memory devices and/or volatile memory devices. The volatile memory devices can be, but are not limited to, random access memory (RAM), such as dynamic random-access memory (DRAM) and synchronous dynamic random access memory (SDRAM).

A memory system can also include additional circuitry or components. In some embodiments, a memory system can include a cache or buffer (e.g., DRAM) and address circuitry (e.g., a row decoder and a column decoder) that can receive an address from the memory system controller and decode the address to access the memory device(s).

In some embodiments, memory devices can include local media controllers that operate in conjunction with a memory system controller to execute operations on one or more memory cells of the memory devices. For example, an external controller can externally manage the memory device (e.g., perform media management operations on the memory device). In some embodiments, a memory device is a managed memory device, which is a raw memory device combined with a local controller for media management within the same memory device package. An example of a managed memory device is a managed NAND (MNAND) device.

FIG.2illustrates another example system including a voltage sensing circuit200in accordance with some embodiments of the present disclosure. The voltage sensing circuit200can be analogous to the voltage sensing circuit100illustrated inFIG.1. The example voltage sensing circuit200, which can be referred to in the alternative as a “system” or an “apparatus,” includes a voltage regulator202, sensor oscillator circuits204-1to204-X, voltage regulators206-1to206-N and207-1to207-N, management circuits212-1to212-P, a logic block A214, a logic block B216, and a logic block218, which can be analogous to the voltage regulator102, the sensor oscillator circuits104-1to104-X, the voltage regulators106-1to106-N, the management circuits112-1to112-P, the logic block A114, the logic block B116, and the logic block118ofFIG.1, respectively.

The voltage sensing circuit200ofFIG.2further includes reference delay circuits208-1to208-N, which are coupled to respective voltage regulators206-1to206-N. The voltage regulators206-1to206-N can be configured to alter a received voltage by a particular offset (“delta”) value as shown inFIG.2. For example, the voltage regulator206-1can be configured to receive a first (known) voltage “V1” signal and increment or decrement the magnitude of the received voltage signal by a particular offset value or “factor” (e.g., +/−Δ1). The voltage regulators206-2,206-3, to206-N can, as shown inFIG.2, be configured to receive a same or different voltage signal (e.g., V1or V2, etc.) and apply a different offset (e.g., +/−Δ2, +/−Δ3, +/−Δ4, etc.).

The voltage signals can be received by respective reference delay circuits208-1to208-N. In general, the reference delay circuits208-1to208-N are hardware circuit electronic simulation devices for reproduction of a signal with a delay equal to a predetermined time interval. The reference delay circuits208-1to208-N can be used for simulation of technological possesses associated with channeling of power and/or as components of automatic control and monitoring systems.

In the embodiment shown inFIG.2, the voltage sensing circuit200includes phase detectors211-1to211-M, which can receive a signal having a known or predetermined delay from the reference delay circuits208-1to208-N. The phase detectors211-1to211-M can compare characteristics of the phase of the sensed frequency and a frequency having a known or predetermined delay to determine if a phase of a signal associated with the sensed frequency and a phase of a signal associated with the reference (e.g., delayed) frequency are the same or are different. Depending on whether the phase of the sensed frequency and the phase of the reference frequency are the same or are different, the voltage sensing circuit200can take an action (or cause an action to be taken) to track, limit, adjust or manipulate the dynamic power available to the voltage sensing circuit200to provide voltage manipulation to the components thereof, or to components externally coupled to the voltage sensing circuit200. In some embodiments, the action can include altering a clocking speed of, for example, one or more of the clock management circuits212-1to212-P to limit, adjust or manipulate the dynamic power available to the voltage sensing circuit200. As mentioned above, however, embodiments are not so limited and, in some embodiments, the management circuits212-1to212-P can take an action to alter a power signal and/or a voltage signal to dynamically or otherwise limit, adjust or manipulate the voltage, current, and/or power, among other signaling parameters, available to the voltage sensing circuit200.

AlthoughFIG.2illustrates and embodiment in which the reference delay circuits208-1to208-N act as a reference circuit, embodiments herein contemplate scenarios in which the reference delay circuits208-1to208-N can operate as sensing circuits analogous to the sensor oscillator circuits204-1to204-X. In such embodiments, the sensor oscillator circuits204-1to204-X can essentially be swapped with the reference delay circuits208-1to208-N to perform the operations described herein.

In a non-limiting example, an apparatus (e.g., the voltage sensing circuit200) includes a first voltage regulator202coupled to a first oscillator circuit204and a second voltage regulator206coupled to a reference delay circuit208and management circuitry212-1to212-P. A detector circuit (e.g., the frequency detector circuit110ofFIG.1and/or the phase detector circuit211) is coupled to the management circuitry212-1to212-P. As described herein, the first voltage regulator202can provide a supply voltage signal, and the second voltage regulator206can provide a measured voltage signal. As described above, the second voltage regulator206can be configured to generate a voltage signal that is offset by a factor from a threshold voltage signal generated by, or received by, the second voltage regulator206.

The detector circuit can be configured to receive signaling from the first oscillator circuit204, receive signaling from the reference delay circuit208, and compare characteristics of the signaling from the first oscillator circuit204and the signaling from the reference delay circuit208to determine whether characteristics corresponding to the signaling received from first oscillator circuit204and the characteristics corresponding to the signaling received from the second oscillator circuit208meet a particular criterion as part of an operation to provide voltage manipulation to one or more components of the apparatus.

Continuing with this non-limiting example, the detector circuit can further provide signaling corresponding to the compared characteristics corresponding to the signaling received from first oscillator circuit204and the characteristics corresponding to the signaling received from the reference delay circuit208to the management circuitry212-1to212-P. For example, the detector circuit can provide signaling to the management circuitry212-1to212-P that is indicative of a power consumption (or predicted power consumption) of components of the apparatus based, at least in part, on the compared characteristics corresponding to the signaling received from first oscillator circuit204and the characteristics corresponding to the signaling received from the reference delay circuit208.

As mentioned above, in some embodiments, the characteristics corresponding to the signaling received from first oscillator circuit204and the characteristics corresponding to the signaling received from the reference delay circuit208meet the particular criterion when a frequency associated with the signaling from the first oscillator circuit204and a frequency associated with the signaling from the reference delay circuit208are equal (or substantially equal). Similarly, in some embodiments, the characteristics corresponding to the signaling received from first oscillator circuit204and the characteristics corresponding to the signaling received from the second oscillator circuit208meet the particular criterion when a phase associated with the signaling from the first oscillator circuit204and a phase associated with the signaling from the reference delay circuit208are equal (or substantially equal).

In some embodiments, the first voltage regulator202, the first oscillator circuit204, the second voltage regulator206, the reference delay circuit208, the detector circuit211, and the clock management circuitry212are resident on an application-specific integrated circuit. In such embodiments, the apparatus can further include a plurality of logic blocks (e.g., the logic block A214, the logic block B216, and/or the logic block218) can be configured to receive signaling from the management circuitry212-1to212-P corresponding to the signaling corresponding to the compared characteristics corresponding to the signaling received from first oscillator circuit204and the characteristics corresponding to the signaling received from the reference delay circuit208.

FIG.3is a flow diagram corresponding to a method340for a voltage sensing circuit in accordance with some embodiments of the present disclosure. The method340can be performed by processing logic that can include hardware (e.g., processing device, circuitry, dedicated logic, programmable logic, microcode, hardware of a device, integrated circuit, etc.), software (e.g., instructions run or executed on a processing device), or a combination thereof. In some embodiments, the method340is performed by one or more components of the voltage sensing circuit100ofFIG.1and/or one or more components of the voltage sensing circuit200ofFIG.2. Although shown in a particular sequence or order, unless otherwise specified, the order of the processes can be modified. Thus, the illustrated embodiments should be understood only as examples, and the illustrated processes can be performed in a different order, and some processes can be performed in parallel. Additionally, one or more processes can be omitted in various embodiments. Thus, not all processes are required in every embodiment. Other process flows are possible.

At operation342, a detector circuit can receive signaling from a first oscillator circuit. The detector circuit can be analogous to the frequency detector circuit110ofFIG.1and/or the phase detector circuit211ofFIG.2. The first oscillator circuit can be analogous to the sensor oscillator circuit(s)104-1to104-X ofFIG.1and/or the sensor oscillator circuit(s)204-1to204-X ofFIG.2, herein.

At operation344, the detector circuit can receive signaling from a second oscillator circuit or a delay circuit. The second oscillator circuit can be analogous to the reference oscillator circuit(s)108-1to108-N ofFIG.1and the delay circuit can be analogous to the reference delay circuit(s)208-1to204-N ofFIG.2, herein. In some embodiments, the method340can include receiving, by the first oscillator circuit, a voltage signal from a first voltage regulator that corresponds to signaling generated by the first oscillator circuit and receiving, by the second oscillator circuit, a voltage signal from a second voltage regulator that corresponds to signaling generated by the second oscillator circuit or a delay signal that corresponds to the signaling generated by the reference delay circuit208-1to208-N.

In some embodiments, the method340can include determining, by the detector circuit that the characteristics corresponding to the signaling received from the first oscillator circuit and the characteristics corresponding to the signaling received from the second oscillator circuit meet the particular criterion when a phase associated with the signaling from the first oscillator circuit and a phase associated with the signaling from the reference delay circuit are equal (or substantially equal). Embodiments are not so limited, however, and in some embodiments, the method340can include determining, by the detector circuit that the characteristics corresponding to the signaling received from the first oscillator circuit and the characteristics corresponding to the signaling received from the second oscillator circuit meet the criterion when a frequency associated with the signaling from the first oscillator circuit and a frequency associated with the signaling from the second oscillator circuit are equal (or substantially equal).

At operation346, characteristics of the signaling from the first oscillator circuit and the signaling from the second oscillator circuit and/or the reference delay circuit are compared by, for example, the detector circuit, to determine whether characteristics corresponding to the signaling received from first oscillator circuit and the characteristics corresponding to the signaling received from the second oscillator circuit and/or the signaling received from the reference delay circuit meet a particular criterion as part of an operation to provide voltage manipulation to one or more components of an application-specific integrated circuit (ASIC) and/or components external to the ASIC that comprises the first oscillator circuit, the second oscillator circuit, the delay circuit, and the detector circuit. Some non-limiting examples of components of the ASIC can include logic blocks, such as the logic blocks114,116, and/or118ofFIG.1and/or the logic blocks214,216, and/or218ofFIG.2. Other non-limiting examples of components of the ASIC and/or components external to the ASIC can include memory devices, graphics processing units, controllers, and/or processing devices, among others, that are generally deployed in a computer in which the ASIC and/or voltage sensing circuit described herein reside.

In some embodiments, the method340can include transferring signaling corresponding to the compared characteristics of the signaling received from first oscillator circuit and the characteristics of the signaling received from the second oscillator circuit and/or the reference delay circuit to management circuitry coupled to the detector circuit. The management circuitry can be analogous to the clock management circuitry112-1to112-P ofFIG.1and/or the management circuitry212-1to212-P ofFIG.2, herein. The method340can further include applying a signal (e.g., a clock signal, a power signal, a voltage signal, etc.) to one or more logic blocks (e.g., the logic block A114, the logic block B116, and/or the logic block C118ofFIG.1and/or the logic block A214, the logic block B216, and/or the logic block C218ofFIG.2) coupled to the management circuitry based on the transferred signaling corresponding to the compared characteristics of the signaling received from first oscillator circuit and the characteristics of the signaling received from the second oscillator circuit.