Electrophoretic display system

An electrophoretic display system includes an electrophoretic display panel, a timing controller, a data driver, and a gate driver. The data driver includes a first serial-to-parallel converter and a data converter. The first serial-to-parallel converter receives a plurality of first series data and converts the first series data into a plurality of second series data. The quantity of the second series data is more than the quantity of the first series data. The data converter receives the second series data and is electrically connected to the electrophoretic display panel. Besides, the data converter converts the second series data into display voltages, and the quantity of the display voltages is more than the quantity of the second series data. The gate driver is electrically connected to the electrophoretic display panel and the timing controller and controlled by the timing controller to provide gate driving voltages to the electrophoretic display panel.

CROSS-REFERENCE TO RELATED APPLICATION

This application claims the priority benefit of Taiwan application serial no. 101131786, filed on Aug. 31, 2012. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a display system, and in particular to an electrophoretic display system.

2. Description of Related Art

With the continual research on and the recent advancement of various display technologies, displays, such as electrophoretic displays (EPD), liquid crystal displays (LCD), plasma display panels (PDP), and organic light-emitting diode (OLED) displays, have been gradually commercialized and applied to devices in different sizes and with different areas. Besides, the popularity of portable electronic devices calls the attention of the market to flexible displays, e.g., e-paper, e-book, and so on.

In general, if a flexible display with high resolution is to be driven, a timing controller is required to provide series frame data to a data driver through a relatively large number of data lines, so as to drive the display panel. Thereby, the influence of traces undoubtedly lessens the likelihood of reducing the volume of the flexible display, such that the flexible display may not be able to satisfy the requirement for compactness and miniaturization.

In another aspect, a display voltage is output from the data driver to the display panel, so as to drive the display panel to display corresponding frames. Hence, whether the display panel may accurately display the frames or not is determined by the driving capability (e.g., the amount of the output current) of the data driver. Due to the demand for driving capability, the chip area of the data driver may be significant; namely, the hardware costs of the data driver may be considerable.

SUMMARY OF THE INVENTION

The invention is directed to an electrophoretic display system in which the number of data lines between a timing controller and a data driver may be reduced due to multiple stages of serial-to-parallel conversion, and thereby the circuit area of the data driver may be further reduced.

In an embodiment of the invention, an electrophoretic display system that includes an electrophoretic display panel, a timing controller, a data driver, and a gate driver is provided. The data driver includes a first serial-to-parallel converter and a data converter. The first serial-to-parallel converter is electrically connected to the timing controller, so as to receive a plurality of first series data and convert the first series data into a plurality of second series data. Here, the quantity of the second series data is more than the quantity of the first series data. The data converter is electrically connected to the first serial-to-parallel converter to receive the second series data, and the data driver is electrically connected to the electrophoretic display panel. Besides, the data converter converts the second series data into a plurality of display voltages, and the quantity of the display voltages is more than the quantity of the second series data. The gate driver is electrically connected to the electrophoretic display panel and the timing controller and controlled by the timing controller to provide a plurality of gate driving voltages to the electrophoretic display panel.

According to an embodiment of the invention, a common voltage of the electrophoretic display panel is an alternating voltage.

According to an embodiment of the invention, the data converter includes a plurality of first latch circuits and a plurality of second latch circuits. The first latch circuits are electrically connected to the first serial-to-parallel converter, so as to respectively receive the corresponding second series data and respectively receive a first signal. Each of the first latch circuits respectively latches one of data bits in the second series data according to the corresponding first signal and respectively outputs a first bit voltage. The second latch circuits are electrically connected to the first latch circuits to respectively receive the corresponding first bit voltage and a latch enabling signal. Each of the second latch circuits respectively latches the corresponding first bit voltage according to the latch enabling signal and respectively outputs the corresponding display voltage.

According to an embodiment of the invention, the data converter further includes a plurality of first shift registers for respectively providing the corresponding first signal. The first shift registers are divided into a plurality of groups, and the first signals provided by the first shift registers belonging to the same group are sequentially enabled.

According to an embodiment of the invention, each of the first latch circuits includes a first transistor, a second transistor, a first capacitor, a third transistor, and a fourth transistor. A first end of the first transistor receives the corresponding second series data. A control end of the first transistor receives the corresponding first signal. A first end of the second transistor is electrically connected to a second end of the first transistor. A control end of the second transistor receives an inverted signal of the corresponding first signal. A second end of the second transistor is electrically connected to the first end of the second transistor. The first capacitor is electrically connected between the second end of the first transistor and a ground voltage. A first end of the third transistor receives a system high voltage. A control end of the third transistor is electrically connected to the first end of the third transistor. A second end of the third transistor outputs the corresponding first bit voltage. A first end of the fourth transistor is electrically connected to the second end of the third transistor. A control end of the fourth transistor is electrically connected to the second end of the first transistor. A second end of the fourth transistor receives a system low voltage.

According to an embodiment of the invention, each of the second latch circuits includes a fifth transistor, a sixth transistor, a second capacitor, a seventh transistor, an eighth transistor, a third capacitor, and a ninth transistor. A first end of the fifth transistor is electrically connected to the corresponding first latch circuits to receive the corresponding first bit voltage. A control end of the fifth transistor receives the latch enabling signal. A first end of the sixth transistor is electrically connected to a second end of the fifth transistor, and a control end of the sixth transistor receives an inverted signal of the latch enabling signal. A second end of the sixth transistor is electrically connected to the first end of the sixth transistor. The second capacitor is electrically connected between the second end of the fifth transistor and the ground voltage. A first end of the seventh transistor receives the system high voltage. A second end of the seventh transistor outputs the corresponding display voltage. A first end of the eighth transistor is electrically connected to the second end of the seventh transistor. A control end of the eighth transistor is electrically connected to the second end of the fifth transistor. A second end of the eighth transistor receives the system low voltage. The third capacitor is electrically connected between a control end of the seventh transistor and the second end of the seventh transistor. A first end of the ninth transistor receives the system high voltage. A control end of the ninth transistor is electrically connected to the first end of the ninth transistor. A second end of the ninth transistor is electrically connected to the control end of the seventh transistor.

According to an embodiment of the invention, the timing controller sets the first series data within a vertical blank period, such that the data bit received by each of the first latch circuits respectively corresponds to the system low voltages.

According to an embodiment of the invention, a common voltage of the electrophoretic display panel is an direct current voltage.

According to an embodiment of the invention, the data converter includes a plurality of third latch circuits, a plurality of fourth latch circuits, and a plurality of decoding circuits. The third latch circuits are electrically connected to the first serial-to-parallel converter, so as to respectively receive the corresponding second series data. Each of the third latch circuits respectively receives one of second signals. Besides, each of the third latch circuits respectively latches a first data bit and a second data bit of the second series data according to the corresponding second signal and respectively outputs a second bit voltage and a third bit voltage. The fourth latch circuits are electrically connected to the third latch circuits, so as to respectively receive the corresponding second bit voltage and the corresponding third bit voltage. The fourth latch circuits receive a latch enabling signal. Besides, each of the fourth latch circuits respectively latches the corresponding second bit voltage and the corresponding third bit voltage according to the latch enabling signal and respectively outputs a first control signal and a second control signal. The decoding circuits are electrically connected to the fourth latch circuits to receive the corresponding first control signal and the corresponding second control signal. Each of the decoding circuits receives a positive display voltage, the common voltage, and a negative display voltage. Besides, each of the decoding circuits selects one of the positive display voltage, the common voltage, and the negative display voltage as the corresponding display voltage according to the corresponding first control signal and the corresponding second control signal.

According to an embodiment of the invention, the data converter further includes a plurality of second shift registers for respectively providing the corresponding second signal. The second shift registers are divided into a plurality of groups, and the second signals provided by the second shift registers belonging to the same group are sequentially enabled.

According to an embodiment of the invention, each of the third latch circuits includes a tenth transistor, an eleventh transistor, a fourth capacitor, a first inverter, a second inverter, a twelfth transistor, a thirteenth transistor, a fifth capacitor, a third inverter, and a fourth inverter. A first end of the tenth transistor receives the corresponding first data bit. A control end of the tenth transistor receives the corresponding second signal. A first end of the eleventh transistor is electrically connected to a second end of the tenth transistor. A control end of the eleventh transistor receives an inverted signal of the corresponding second signal. The second end of the eleventh transistor is electrically connected to the first end of the eleventh transistor. The fourth capacitor is electrically connected between the second end of the tenth transistor and a ground voltage. An input end of the first inverter is electrically connected to the second end of the tenth transistor. An input end of the second inverter is electrically connected to an output end of the first inverter. An output end of the second inverter outputs the corresponding second bit voltage. A first end of the twelfth transistor receives the corresponding second data bit. A control end of the twelfth transistor receives the corresponding second signal. A first end of the thirteenth transistor is electrically connected to a second end of the twelfth transistor. A control end of the thirteenth transistor receives an inverted signal of the corresponding second signal. A second end of the thirteenth transistor is electrically connected to the first end of the twelfth transistor. The fifth capacitor is electrically connected between the second end of the twelfth transistor and the ground voltage. An input end of the third inverter is electrically connected to the second end of the twelfth transistor. An input end of the fourth inverter is electrically connected to an output end of the third inverter. An output end of the fourth inverter outputs the corresponding third bit voltage.

According to an embodiment of the invention, each of the fourth latch circuits includes a fourteenth transistor, a fifteenth transistor, a sixth capacitor, a fifth inverter, a sixth inverter, a sixteenth transistor, a seventeenth transistor, a seventh capacitor, a seventh inverter, and an eighth inverter. A first end of the fourteenth transistor receives the corresponding second bit voltage. A control end of the fourteenth transistor receives the latch enabling signal. A first end of the fifteenth transistor is electrically connected to a second end of the fourteenth transistor. A control end of the fifteenth transistor receives an inverted signal of the latch enabling signal. A second end of the fifteenth transistor is electrically connected to the first end of the fifteenth transistor. The sixth capacitor is electrically connected between the second end of the fourteenth transistor and the ground voltage. An input end of the fifth inverter is electrically connected to the second end of the fourteenth transistor. An output end of the fifth inverter outputs an inverted signal of the corresponding first control signal. An input end of the sixth inverter is electrically connected to the output end of the fifth inverter. An output end of the sixth inverter outputs the corresponding first control signal. A first end of the sixteenth transistor receives the corresponding third bit voltage. A control end of the sixteenth transistor receives the latch enabling signal. A first end of the seventeenth transistor is electrically connected to a second end of the sixteenth transistor. A control end of the seventeenth transistor receives an inverted signal of the latch enabling signal. A second end of the seventeenth transistor is electrically connected to the first end of the seventeenth transistor. The seventh capacitor is electrically connected between the second end of the sixteenth transistor and the ground voltage. An input end of the seventh inverter is electrically connected to the second end of the sixteenth transistor. An output end of the seventh inverter outputs an inverted signal of the corresponding second control signal. An input end of the eighth inverter is electrically connected to the output end of the seventh inverter. An output end of the eighth inverter outputs the corresponding second control signal.

According to an embodiment of the invention, each of the decoding circuits includes a first NAND gate, a ninth inverter, a first boost circuit, an eighteenth transistor, an eighth capacitor, a second NAND gate, a tenth inverter, a second boost circuit, a nineteenth transistor, a third NAND gate, an eleventh inverter, a third boost circuit, and a twentieth transistor. A first input end of the first NAND gate receives the inverted signal of the first control signal. A second input end of the first NAND gate receives the inverted signal of the second control signal. An output end of the first NAND gate outputs an inverted signal of a first boost control signal. An input end of the ninth inverter is electrically connected to the output end of the first NAND gate, and an output end of the ninth inverter outputs the first boost control signal. The first boost circuit is electrically connected to the input end and the output end of the ninth inverter, so as to output a first switch control voltage according to the first boost control signal and its inverted signal. A first end of the eighteenth transistor receives the positive display voltage. A control end of the eighteenth transistor is electrically connected to the first boost circuit to receive the first switch control voltage. The eighth capacitor is electrically connected between a second end of the eighteenth transistor and the ground voltage to provide the corresponding display voltage. A first input end of the second NAND gate receives the first control signal. A second input end of the second NAND gate receives the inverted signal of the second control signal. An output end of the second NAND gate outputs an inverted signal of a second boost control signal. An input end of the tenth inverter is electrically connected to the output end of the second NAND gate, and an output end of the tenth inverter outputs the second boost control signal. The second boost circuit is electrically connected to the input end and the output end of the tenth inverter, so as to output a second switch control voltage according to the second boost control signal and its inverted signal. A first end of the nineteenth transistor receives the common voltage. A control end of the nineteenth transistor is electrically connected to the second boost circuit to receive the second switch control voltage. A second end of the nineteenth transistor is electrically connected to a second end of the eighteenth transistor. A first input end of the third NAND gate receives the inverted signal of the first control signal. A second input end of the third NAND gate receiving the second control signal. An output end of the third NAND gate outputs an inverted signal of a third boost control signal. An input end of the eleventh inverter is electrically connected to the output end of the third NAND gate, and an output end of the eleventh inverter outputs the third boost control signal. The third boost circuit is electrically connected to the input end and the output end of the eleventh inverter, so as to output a third switch control voltage according to the third boost control signal and its inverted signal. A first end of the twentieth transistor receives the negative display voltage. A control end of the twentieth transistor is electrically connected to the third boost circuit to receive the third switch control voltage. A second end of the twentieth transistor is electrically connected to the second end of the eighteenth transistor.

According to an embodiment of the invention, each of the first boost circuit, the second boost circuit, and the third boost circuit includes a ninth capacitor, a first switch, a second switch, a third switch, a fourth switch, and a fifth switch. A first end of the first switch receives a system high voltage. A second end of the first switch is electrically connected to a first end of the ninth capacitor. The first switch is controlled by the inverted signal of the first boost control signal, the inverted signal of the second boost control signal, or the inverted signal of the third boost control signal and is switched on. A first end of the second switch receives the system high voltage, and a second end of the second switch is electrically connected to a second end of the ninth capacitor. The second switch is controlled by the first boost control signal, the second boost control signal, or the third boost control signal and is switched on. A first end of the third switch is electrically connected to the first end of the ninth capacitor. A second end of the third switch provides the first switch control voltage, the second switch control voltage, or the third switch control voltage. The third switch is controlled by the first boost control signal, the second boost control signal, or the third boost control signal and is switched on. A first end of the fourth switch is electrically connected to the second end of the ninth capacitor. A second end of the fourth switch receives the ground voltage. The fourth switch is controlled by the inverted signal of the first boost control signal, the inverted signal of the second boost control signal, or the inverted signal of the third boost control signal and is switched on. A first end of the fifth switch receives the negative display voltage. A second end of the fifth switch is electrically connected to the second end of the third switch. The fifth switch is controlled by the inverted signal of the first boost control signal, the inverted signal of the second boost control signal, or the inverted signal of the third boost control signal and is switched on.

According to an embodiment of the invention, the timing controller sets the first series data within a vertical blank period, such that each of the decoding circuits in turns outputs the positive display voltage, the common voltage, and the negative display voltage.

As described above, an electrophoretic display system is provided in an embodiment of the invention, and the data driver of the electrophoretic display system receives data through serial-to-parallel conversion. Thereby, the timing controller may transmit data through a relatively small number of data lines, the overall circuit area of the electrophoretic display system may be effectively reduced, and the hardware costs may be reduced as well. Several exemplary embodiments accompanied with figures are described in detail below to further describe the disclosure in details.

DETAILED DESCRIPTION OF DISCLOSED EMBODIMENTS

FIG. 1is a schematic view illustrating an electrophoretic display system according to an embodiment of the invention. With reference toFIG. 1, an electrophoretic display system100described in the present embodiment includes an electrophoretic display panel110, a timing controller120, a data driver130, and a gate driver140. In the present embodiment, the data driver130receives first series data DS1_1˜DS1—pprovided by the timing controller120and converts the first series data DS1_1˜DS113into corresponding display voltages V_D1˜V_Dn to drive the electrophoretic display panel110. The gate driver140is electrically connected to the electrophoretic display panel110and the timing controller120and controlled by the timing controller120to provide a plurality of gate driving voltages V_G1˜V_Gm to the electrophoretic display panel110. The electrophoretic display panel110receives a common voltage Vcom1. Here, m, n, and p are positive integers, p is smaller than n, and m, n, and p may be adjusted based on actual design requirements.

In particular, the gate driver140sequentially enables the gate driving voltages V_G1˜V_Gm output by the gate driver140, so as to switch on each row of pixels (not shown) of the electrophoretic display panel110. Thereby, the data driver130may correspondingly output the display voltages V_D1˜V_Dn to the pixels (not shown) that are switched on, and the corresponding brightness (i.e., the gray scale value) may be shown by each pixel (not shown) according to the voltage difference between the corresponding display voltages (e.g., V_D1˜V_Dn) and the common voltage Vcom1and the driving time, so as to display images.

In the present embodiment, the data driver130includes a first serial-to-parallel converter132and a data converter134. The first serial-to-parallel converter132is electrically connected to the timing controller120, so as to receive a plurality of first series data DS1_1˜DS1—pand convert the first series data DS1_1˜DS1—pinto a plurality of second series data DS2_1˜DS2—q. Here, q is a positive integer and is greater than p; namely, the quantity of the second series data DS2_1˜DS2—qis more than the quantity of the first series data DS1_1˜DS1—p. For instance, when the serial-to-parallel conversion bit ratio of the first serial-to-parallel converter132is 1:4, the quantity of the second series data DS2_1˜DS2—qis four times the quantity of the first series data DS1_1˜DS1—p.

The data converter134is electrically connected to the first serial-to-parallel converter132to receive the second series data DS2_1˜DS2—q. The data driver134is electrically connected to the electrophoretic display panel110and converts the second series data DS2_1˜DS2—qinto the display voltages V_D1˜V_Dn to drive the electrophoretic display panel110. Here, n is a positive integer and is greater than q, i.e., the quantity of the display voltages V_D1˜V_Dn is more than the quantity of the second series data DS2_1˜DS2—q. This indicates that the data converter134converts one of the second series data DS2_1˜DS2—qinto some of the display voltages V_D1˜V_Dn.

Due to the configuration of the first serial-to-parallel converter132, the timing controller120is capable of transmitting data to the data driver130through a relatively small number of data transmission lines, and thereby the data driver130is allowed to convert the data and output the display voltages V_D1˜V_Dn to drive the electrophoretic display panel110. As such, the overall circuit area of the electrophoretic display system100may be effectively reduced, and the design costs may then be lowered down.

Generally, the common voltage Vcom1of the electrophoretic display panel110may be an alternating current voltage or a direct current voltage, and the driving manner of the common voltage Vcom1of the electrophoretic display panel110may be changed according to the types of the common voltage Vcom1. Both conditions will be respectively exemplified below to explain the design of the electrophoretic display system.

FIG. 2is a schematic view illustrating an electrophoretic display system according to another embodiment of the invention. With reference toFIG. 2, according to the present embodiment of the invention, a common voltage Vcom2of the electrophoretic display panel210is assumed to be an alternating current voltage. The electrophoretic display system200includes the electrophoretic display panel210, a timing controller220, a data driver230, and a gate driver240. Here, the electrophoretic display panel210, the timing controller220, and the gate driver240are similar to the electrophoretic display panel110, the timing controller120, and the gate driver140depicted inFIG. 1and described in the previous embodiment, and therefore no further explanation is provided hereinafter.

To be specific, when the common voltage Vcom2is the alternating current voltage, the common voltage Vcom2may be alternatively at the positive voltage level or at the negative voltage level, and the display voltages V_D1˜V_Dn may be correspondingly at the positive voltage level or at the negative voltage level, so as to generate the positive voltage difference, the negative voltage difference, or the zero voltage difference in the electrophoretic display panel210. Accordingly, the voltage of each of the display voltages V_D1˜V_Dn may be determined by one bit, and the data converter230may directly output the corresponding display voltages V_D1˜V_Dn for driving the electrophoretic display panel210even though a decoding circuit is omitted.

The data driver230includes a first serial-to-parallel converter232and data converter234, wherein the data converter234includes a plurality of first shift registers SR1_1˜SR1—n, a plurality of first latch circuits LR1_1˜LR1—n, and a plurality of second latch circuits LR2_1˜LR1—n. Here, the first shift registers SR1_1˜SR1—n, the first latch circuits LR1_1˜LR1—n, and the second latch circuits LR2_1˜LR1—nmay be divided into a plurality of driving channels SD1˜SDq (i.e., divided into a plurality of groups), and each of the driving channels SD1˜SDq may respectively output the corresponding display voltages (e.g., V_D1˜V_Dn) according to the second series data (e.g., DS2_1˜DS2—q) received by the driving channels SD1˜SDq. For instance, the driving channel SD1outputs the corresponding display voltages V_D1˜V_D4according to the second series data DS2_1received by the driving channel SD1, and the same principle is applicable to the other driving channels. Since the first serial-to-parallel converter232is similar to the first serial-to-parallel converter132depicted inFIG. 1and described in the previous embodiment, no further explanation is provided hereinafter.

According to the present embodiment, the first shift registers SR1_1˜SR1—nmay respectively provide the corresponding one of first signals S1_1˜S1—nwhich are sequentially outputted, and the first signals (e.g., S1_1˜S1—n) are provided by the first shift registers (e.g., SR1_1˜SR1—n) corresponding to the same driving channels (e.g., SD1˜SDq) are sequentially enabled. For instance, one of the first signals S1_1˜S1_4provided by the first shift registers SR1_1˜SR1—ncorresponding to the driving channel SD1is enabled, and the first signals S1_1˜S1_4are sequentially enabled.

The first latch circuits LR1_1˜LR1—nare electrically connected to the first serial-to-parallel converter232, so as to respectively receive the corresponding one of the second series data DS2_1˜DS2—qand respectively receive the corresponding one of the first signals S1_1˜S1—n. Here, each of the first latch circuits LR1_1˜LR1—nrespectively latches one of the data bits B1˜Bn in the second series data DS2_1˜DS2—qaccording to the corresponding one of the first signals S1_1˜S1—nand respectively outputs one of the first bit voltages VB1_1˜VB1—n. In the present embodiment, each of the first shift registers SR1_1˜SR1—nexclusively corresponds to one of the latch circuits LR1_1˜LR1—n, so as to provide the first signals S1_1˜S1—nas shown inFIG. 2, which should not be construed as a limitation to the invention. In another embodiment, each of the first shift registers (ex. SR1_1˜SR1—n) may respectively correspond to a plurality of first latch circuits (ex. LR1_1˜LR1—n), and thereby each shift register may simultaneously or sequentially provide the first signals to the first latch circuits, i.e. each of the first shift registers may drive a plurality of first latch circuits, which should not be construed as a limitation to the invention. According to the above-described, the second series data (ex. DS2_1˜DS2—q) received by the first latch circuits (ex. LR1_1˜LR1—n) which driven by the same first shift register (ex. SR1_1˜SR1—n) are different, i.e. the data lines corresponding to the first latch circuits (ex. LR1_1˜LR1—n) which driven by the same first shift register (ex. SR1_1˜SR1—n) are different, so that a product of amounts of the first shift registers and the data lines are equal to the data resolution (i.e. the amount of the display voltages, such as V_D1˜V_Dn.

The second latch circuits LR2_1˜LR2—nare electrically connected to the first latch circuits LR1_1˜LR1—nto respectively receive the corresponding one of the first bit voltages VB1_1˜VB1—nand a latch enabling signal S_LE provided by the timing controller220. Each of the second latch circuits LR2_1˜LR1—nrespectively latches the corresponding one of the first bit voltages VB1_1˜VB1—naccording to the latch enabling signal S_LE and respectively outputs the corresponding one of the display voltages V_D1˜V_Dn.

For instance, in the exemplary driving channel SD1, the first shift registers SR1_1˜SR1_4belong to the same group and may respond to the timing signal (not shown) provided by the timing controller220, so as to generate first signals S1_1˜S1_4that are sequentially enabled. When the first latch circuits LR1_1˜LR1_4respectively latch the data bits B1˜B4transmitted by the driving channel SD1at different time points, the first latch circuits LR1_1˜LR1_4output the first bit voltages VB1_1˜VB1_4(corresponding to the data bits B1˜B4) in parallel to the second latch circuits LR2_1˜LR2_4. Here, the first shift registers SR1_1˜SR1_4and the first latch circuits LR1_1˜LR1_4may be considered as one serial-to-parallel converter and may latch the data bits B1˜B4transmitted by the second series data DS2_1at different time points, and the first bit voltages VB1_1˜VB1_4corresponding to the data bits B1˜B4may be output in parallel.

The second latch circuits LR2_1˜LR2_4respectively latch the corresponding one of the first bit voltages. VB1_1˜VB1_4according to the latch enabling signal S_LE and respectively output the corresponding one of the display voltages V_D1˜V_D4to the electrophoretic display panel210in parallel when the latch enabling signal S_LE is enabled. Here, the latch enabling signal S_LE provided by the timing controller220is enabled before the gate driving voltages V_G1˜V_Gm of the gate driver240are enabled; hence, the second latch circuits LR2_1˜LR2_4are allowed to output the corresponding display voltages V_D1˜V_D4to the electrophoretic display panel210, and thereby the electrophoretic display panel210may display corresponding frames.

The way to operate the driving channel SD1may be applied to the way to operate the other driving channels SD2˜SDq based on the descriptions above, and thus no further explanation is provided hereinafter. Besides, the driving channel SD1described in the present embodiment exemplarily outputs four display voltages V_D1˜V_D4, and the number of the first shift registers, the number of the first latch circuits, and the number of the second latch circuits are all set to be four. However, the actual number of the display voltages output by each driving channel may be determined by a designer, and the circuits in each driving channel (e.g. SD1˜SDq) may accordingly be changed according to the number of the output driving voltages, which should not be construed as a limitation to the invention.

FIG. 3is a schematic circuitry diagram illustrating a first latch circuit and a second latch circuit according to an embodiment of the invention. With reference toFIG. 2andFIG. 3, in the present embodiment, the driving channel SD1exemplarily has the first latch circuit LR1_1and the second latch circuit LR2_1, and the circuitry structures of the first latch circuits LR1_1˜LR1—nand the second latch circuits LR2_1˜LR2—nmay be referred to as those of the first and second latch circuits LR1_1and LR2_1.

As shown inFIG. 3, the first latch circuit LR1_1includes a first transistor M1, a second transistor M2, a first capacitor C1, a third transistor M3, and a fourth transistor M4. The drain (i.e., the first end) of the first transistor M1receives the second series data DS2_1, and the gate (i.e., the control end) of the first transistor M1receives the first signal S1_1. When the first transistor M1is switched on according to the enabled first signal S1_1, the first transistor M1receives the data bit B1of the second series data DS2_1.

The drain (i.e., the first end) of the second transistor M2is electrically connected to the source (i.e., the second end) of the first transistor M1. The gate (i.e. the control end) of the second transistor M2receives an inverted signal S1_1R of the first signal S1_1. The source (i.e., the second end) of the second transistor M2is electrically connected to the drain of the second transistor M2. The first capacitor C1is electrically connected between the source of the first transistor M1and a ground voltage GND.

The drain (i.e., the first end) of the third transistor M3receives a system high voltage VDD. The gate (i.e., the control end) of the third transistor M3is electrically connected to the drain of the third transistor M3. The source (i.e., the second end) of the third transistor M3outputs a first bit voltage VB1_1. The drain (i.e., the first end) of fourth transistor M4is electrically connected to the source of the third transistor M3. The gate (i.e., the control end) of the fourth transistor M4is electrically connected to the source of the first transistor M1. The source (i.e., the second end) of the fourth transistor M4receives a system low voltage VSS.

The second latch circuit LR2_1includes a fifth transistor M5, a sixth transistor M6, a second capacitor C2, a seventh transistor M7, an eighth transistor M8, a third capacitor C3, and a ninth transistor M9. The drain (i.e., the first end) of the fifth transistor M5is electrically connected to the first latch circuit LR1_1to receive the first bit voltage VB1_1. The gate (i.e., the control end) of the fifth transistor M5receives the latch enabling signal S_LE. The drain (i.e., the first end) of the sixth transistor M6is electrically connected to the source (i.e., the second end) of the fifth transistor M5. The gate (i.e. the control end) of the sixth transistor M6receives an inverted signal S_LER of the latch enabling signal S_LE. The source of the sixth transistor M6is electrically connected to the drain of the sixth transistor M6. The second capacitor C2is electrically connected between the second end of the fifth transistor M5and the ground voltage GND.

The drain (i.e., the first end) of the seventh transistor M7the system receives the high voltage VDD. The source (i.e., the second end) of the seventh transistor M7outputs the corresponding display voltage V_D1. The drain (i.e., the first end) of the eighth transistor M8is electrically connected to the source (i.e., the second end) of the seventh transistor M7. The gate (i.e., the control end) of the eighth transistor M8is electrically connected to the source of the fifth transistor M5. The source (i.e., the second end) of the eighth transistor M8receives the system low voltage VSS. The third capacitor C3is electrically connected between the gate (i.e., the control end) of the seventh transistor M7and the source of the seventh transistor M7. The drain (i.e., the first end) of the ninth transistor M9receives the system high voltage VDD. The gate (i.e., the control end) of the ninth transistor M9is electrically connected to the drain of the ninth transistor M9. The source (i.e., the second end) of the ninth transistor M9is electrically connected to the gate of the seventh transistor M7.

According to one embodiment, in the second latch circuit LR2_1, the seventh transistor M7, the eighth transistor M8, the ninth transistor M9, and the third capacitor C3may be considered as a boost inverter.

For instance, assuming the voltage difference between the system high voltage VDD and the ground voltage GND is equal to the voltage difference between the system low voltage VSS and the ground voltage GND, the system high voltage VDD is higher than the ground voltage GND, and the system low voltage VSS is lower than the ground voltage GND.

When the data bit B1is “0”, i.e., when the second series data DS2_1is at the low voltage level (e.g., VSS), the transistor M4is not switched on; therefore, the first bit voltage VB1_1approximately reaches VDD-Vth,M3(may be considered as being at the high voltage level). When S_LE turns on M5, the transistor M8is switched on, and the voltage level of the display voltage V_D1is approximately Vss, such that the voltage across the third capacitor C3is VDD-Vth,M9-Vss. When the data bit B1is “1”, i.e., when the second series data DS2_1is at the high voltage level (e.g., the system high voltage VDD), the transistor M4is switched on; therefore, the first bit voltage VB1_1approximately reaches Vss (may be considered as being at the low voltage level). When S_LE turns on M5, the transistor M8is switched off, the gate of M7is coupled to boost-high by V_D1through C3and Cgs,M7, and the voltage level of the display voltage V_D1is the system high voltage VDD. Besides, the voltage across the third capacitor C3is roughly a sum of absolute value of the system low voltage VSS and the difference between the system high voltage VDD and the threshold voltage of the transistor M9. Accordingly, the driving capability of the data driver230is retained without extending the channel width of all transistors. That is, the circuit area is not expanded.

The electrophoretic display panel210is able to display one single frame if a driving action lasts for plural frame periods of time. Hence, the driving voltages V_D1˜V_Dn output by the data voltage230remain at the high voltage level (e.g., the system high voltage VDD) within plural frame periods of time. However, the Voltage of the gate of the transistor M7will reduce with time due to currents of the turned-off transistor M9, the gate of transistor M7, and the third capacitor C3. When Voltage of the gate of the transistor M7is below the difference between the system high voltage VDD and the threshold voltage of the transistor M9, the logic level “1” of V_D1will be smaller than VDD. In other words, the Voltage of the gate of the transistor M7can not hold the “boost-height” within plural frame periods of time.

According to the present embodiment, the timing controller220may reset the first series data DS1_1˜DS1—pwithin a vertical blank (VB) period, such that the data bits B1˜Bn received by the first latch circuits LR1_1˜LR1—nare “0” (e.g., the system low voltage VSS). Thereby, within the VB period, the gate voltage of the transistor M7may, due to the coupling effect of the third capacitor C3, return to the voltage level that exceeds the voltage level of the system high voltage VDD. Hence, when the display voltages V_D1˜V_Dn remain at the high voltage level (e.g., the system high voltage VDD) within plural frame periods of time, the second latch circuits LR2_1˜LR2—nmay ensure that the display voltages V_D1˜V_Dn are consistently the system high voltages VDD and are not degraded together with time.

With the circuitry structure of the boost inverter, the transistor with a relatively small area may have a fast circuit response speed. Hence, in comparison with the normal inverter circuitry structure, the boost inverter circuitry structure may further save the circuit layout area. The inverter circuitry structure constituted by the third and fourth transistors M3and M4and the boost inverter circuitry structure constituted by the seventh, eighth, and ninth transistors M7, M8, and M9are taken as examples. When the channel width-to-length (W/L) ratios of the third and fourth transistors M3and M4are 3500/4.5 and 35000/4.5, respectively, the circuit response time of the third and fourth transistors M3and M4is roughly equal to the circuit response time of the seventh, eighth, and ninth transistors M7, M8, and M9if the channel W/L ratios of the seventh, eighth, and ninth transistors M7, M8, and M9are 350/4.5, 3500/4.5, and 56/4.5, respectively. From the above comparison result, it can be learned that the boost inverter circuitry structure may lead to significant reduction of the circuit area.

Note that the inverter circuitry structure constituted by the third and fourth transistors M3and M4and shown inFIG. 3may be replaced by the boost inverter circuitry structure constituted by the seventh, eighth, and ninth transistors M7, M8, and M9and the third capacitor C3in the second latch circuit LR2_1or another similar boost inverter circuitry structure, which should not be construed as a limitation to the invention.

FIG. 4is a schematic view illustrating an electrophoretic display system according to another embodiment of the invention. With reference toFIG. 4, according to the present embodiment, a common voltage Vcom3of the electrophoretic display panel420is assumed to be an direct current voltage. The electrophoretic display system400includes the electrophoretic display panel410, a timing controller420, a data driver430, and a gate driver440. Here, the electrophoretic display panel410, the timing controller420, and the gate driver440are similar to the electrophoretic display panel110, the timing controller120, and the gate driver140depicted inFIG. 1and described in the previous embodiment, and therefore no further explanation is provided hereinafter.

To be specific, when the common voltage Vcom3is the direct current voltage, the common voltage Vcom3is the ground voltage, and the display voltages V_D1˜V_Dn may be correspondingly at the positive voltage level, at the negative voltage level, or may be the ground voltage, so as to generate the positive voltage difference, the negative voltage difference, or the zero voltage difference in the electrophoretic display panel410. Hence, the voltage level of the display voltages V_D1˜V_Dn is determined at least by two bits. Besides, decoding circuits (e.g., DEC1˜DECn) are configured in the data converter430, so as to select one of the positive display voltage V_POS (i.e., the positive voltage level), the common voltage Vcom3, and the negative display voltage V_NEG (i.e., the negative voltage level) as one of the display voltages V_D1˜V_Dn through the decoding circuits (e.g., DEC1˜DECn).

According to the embodiment, the data driver430includes a first serial-to-parallel converter432and data converter434, wherein the data converter434includes a plurality of second shift registers SR2_1˜SR2—n, a plurality of third latch circuits LR3_1˜LR3—n, a plurality of fourth latch circuits LR4_1˜LR4—n, and a plurality of decoding circuits DEC1˜DECn. Here, the second shift registers SR2_1˜SR2—n, the third latch circuits LR3_1˜LR3—n, the fourth latch circuits LR4_1˜LR4—n, and the decoding circuits DEC1˜DECn may be divided into a plurality of driving channels SD1˜SDq (i.e., divided into a plurality of groups), and each of the driving channels SD1˜SDq may respectively convert the second series data (e.g., DS2_1˜DS2—q) received by the driving channels SD1˜SDq and output the corresponding one of the display voltages (e.g., V_D1˜V_Dn). For instance, the driving channel SD1outputs the corresponding display voltages V_D1˜V_D4according to the second series data DS2_1received by the driving channel SD1, and the same principle is applicable to the other driving channels. Since the first serial-to-parallel converter432is similar to the first serial-to-parallel converter132depicted inFIG. 1and described in the previous embodiment, no further explanation is provided hereinafter.

According to the present embodiment, the second shift registers SR2_1˜SR2—nmay respectively provide corresponding second signals S2_1˜S2—n, and the second signals (e.g., S2_1˜S2—n) provided by the second shift registers (e.g., SR2_1˜SR2—n) corresponding to the same driving channels (e.g., SD1˜SDq) are sequentially enabled. For instance, one of the second signals S2_1˜S2_8provided by the second shift registers SR2_1˜SR2_4corresponding to the driving channel SD1is enabled, and the second signals S2_1˜S2_8are sequentially enabled.

The third latch circuits LR3_1˜LR3—nare electrically connected to the first serial-to-parallel converter432, so as to respectively receive the corresponding one of the second series data DS2_1˜DS2—qand respectively receive one of the second signals S2_1˜S2—n. Besides, the third latch circuits LR3_1˜LR3—nrespectively latch the first data bits B1_1˜Bn_1and the second data bits B1_2˜Bn_2of the second series data DS2_1˜DS2—qaccording to the corresponding second signals S2_1˜S2—nand respectively output second bit voltages VB2_1˜VB2—nand third bit voltages VB3_1˜VB3—n.

The fourth latch circuits LR4_1˜LR4—nare electrically connected to the third latch circuits LR3_1˜LR3—nto respectively receive the corresponding second bit voltages VB2_1˜VB2—n, the corresponding third bit voltages VB3_1˜VB3—n, and the latch enabling signal S_LE provided by the timing controller420. The fourth latch circuits LR4_1˜LR4—nrespectively latch the corresponding second bit voltages VB2_1˜VB2—nand the corresponding third bit voltages VB3_1˜VB3—naccording to the latch enabling signal S_LE and respectively output first control signals SC1_1˜SC1—nand second control signals SC2_1˜SC2—n.

The decoding circuits DEC1˜DECn are electrically connected to the fourth latch circuits LR4_1˜LR4—nto receive the corresponding first control signals SC1_1˜SC1—nand the corresponding second control signals SC2_1˜SC2—n. Besides, the decoding circuits DEC1˜DECn receive a positive display voltage V_POS, the common voltage V_COM, and a negative display voltage V_NEG. Besides, the decoding circuits DEC1˜DECn select one of the positive display voltage V_POS, the common voltage V_COM, and the negative display voltage V_NEG as the corresponding one of the display voltages V_D1˜V_Dn according to the corresponding first control signals SC1_1˜SC1—nand the corresponding second control signals SC2_1˜SC2—n.

For instance, in the exemplary driving channel SD1, the second shift registers SR2_1˜SR2_4belong to the same group and may respond to the timing signal (not shown) provided by the timing controller420, so as to generate the second signals S2_1˜S2_8that are sequentially enabled. When the third latch circuits LR3_1˜LR3_4respectively latch the first data bits B1_1˜B4_1and the second data bits B1_2˜B4_2transmitted by the second series data DS2_1at different time points, the third latch circuits LR3_1˜LR3_4output the second bit voltages VB2_1˜VB2_4and the third bit voltages VB3_1˜VB3—n(corresponding to the first data bits B1_1˜B4_1and the second data bits B1_2˜B4_2) in parallel to the fourth latch circuits LR4_1˜LR4_4. Here, the second shift registers SR2_1˜SR2_4and the third latch circuits LR3_1˜LR3_4may be considered as a serial-to-parallel converter, so as to latch the first data bits B1_1˜B4_1and the second data bits B1_2˜B4_2transmitted by the second series data DS2_1at different time points and output the second bit voltages VB2_1˜VB2_4and the third bit voltages VB3_1˜VB3—n(corresponding to the first data bits B1_1˜B4_1and the second data bits B1_2˜B4_2) in parallel to the fourth latch circuits LR4_1˜LR4_4.

The fourth latch circuits LR4_1˜LR4_4respectively latch the corresponding second bit voltages VB2_1˜VB2_4according to the latch enabling signal S_LE and respectively output the first control signals SC1_1˜SC1_4and the second control signals SC2_1˜SC2_4in parallel when the latch enabling signal S_LE is enabled. Besides, according to the first control signals SC1_1˜SC1_4and the second control signals SC2_1˜SC2_4received by the decoding circuits DEC1˜DEC4, the decoding circuits DEC1˜DEC4respectively select to output the positive display voltage V_POS, the common voltage V_COM, or the negative display voltage V_NEG as the display voltages V_D1˜V_D4to the electrophoretic display panel410, so as to drive the electrophoretic display panel410to display the corresponding frames.

Besides, the driving channel SD1described in the present embodiment exemplarily outputs four display voltages V_D1˜V_D4, and the number of the second shift registers, the number of the third latch circuits, the number of the fourth latch circuits, and the number of the decoding circuits are all set to be four. However, the actual number of the display voltages output by each driving channel may be determined by a designer, and the circuits in each driving channel (SD1˜SDq) may accordingly be changed according to the number of the output driving voltages, which should not be construed as a limitation to the invention.

In another embodiment, each of the second shift registers (ex. SR2_1˜SR2—n) may respectively correspond to a plurality of third latch circuits (ex. LR3_1˜LR3—n), and thereby each shift register may simultaneously or sequentially provide the second signals to the third latch circuits, i.e. each of the second shift registers may drive a plurality of third latch circuits. According to the above-described, the second series data (ex. DS2_1˜DS2—q) received by the third latch circuits (ex. LR3_1˜LR3—n) which driven by the same second shift register (ex. SR2_1˜SR2—n) are different, i.e. the data lines corresponding to the third latch circuits (ex. LR3_1˜LR3—n) which driven by the same second shift register (ex. SR2_1˜SR2—n) are different, so that a product of amounts of the second shift registers and the data lines are equal to the data resolution (i.e. the amount of the display voltages, such as V_D1˜V_Dn).

FIG. 5is a schematic circuitry diagram illustrating a first latch circuit and a second latch circuit according to another embodiment of the invention. With reference toFIG. 4andFIG. 5, in the present embodiment, the driving channel SD1exemplarily has the third latch circuit LR3_1and the fourth latch circuit LR4_1, and the circuitry structures of the third latch circuits LR3_1˜LR3—nand the fourth latch circuits LR4_1˜LR4—nmay be referred to as those of the third and fourth latch circuits LR3_1and LR4_1.

As shown inFIG. 5, the third latch circuit LR3_1includes a tenth transistor M10, an eleventh transistor M11, a fourth capacitor C4, a first inverter INV1, a second inverter INV2, a twelfth transistor M12, a thirteenth transistor M13, a fifth capacitor C5, a third inverter INV3, and a fourth inverter INV4. The drain (i.e., the first end) of the tenth transistor M10receives the first data bit B11, and the gate (i.e., the control end) of the tenth transistor M10receives the second signal S2_1. The drain (i.e., the first end) of the eleventh transistor M11is electrically connected to the source (i.e., the second end) of the tenth transistor M10. The gate (i.e. the control end) of the eleventh transistor M11receives an inverted signal S2_1R of the second signal S2_1. The source (i.e., the second end) of the eleventh transistor M11is electrically connected to the drain of the eleventh transistor M11. The fourth capacitor C4is electrically connected between the source of the tenth transistor M10and the ground voltage GND.

An input end of the first inverter INV1is electrically connected to the source of the tenth transistor M10. An input end of the second inverter INV2is electrically connected to an output end of the first inverter INV1. An output end of the second inverter INV2outputs the second bit voltage VB2_1.

The drain (i.e., the first end) of the twelfth transistor M12receives the second data bit B12. The gate (i.e. the control end) of the twelfth transistor M12receives the second signal S2_2. The drain (i.e., the first end) of the thirteenth transistor M13is electrically connected to the source (i.e., the second end) of the twelfth transistor M12. The gate (i.e. the control end) of the thirteenth transistor M13receives an inverted signal S2_2R of the second signal S2_2. The source (i.e., the second end) of the thirteenth transistor M13is electrically connected to the drain of the thirteenth transistor M13. The fifth capacitor C5is electrically connected between the source of the twelfth transistor M12and the ground voltage GND.

An input end of the third inverter INV3is electrically connected to the source of the twelfth transistor M12. An input end of the fourth inverter INV4is electrically connected to an output end of the third inverter INV3. An output end of the fourth inverter INV4outputs the third bit voltage VB3_1.

In the present embodiment, the tenth transistor M10is controlled by the second signal S2_1, the twelfth transistor M12is controlled by the second signal S2_2, the eleventh transistor M11is controlled by the inverted signal S2_1R of the second signal S2_1, and the thirteenth transistor M13is controlled by the inverted signal S2_2R of the second signal S2_2. Hence, the third latch circuit LR3_1may receive the second series data DS2_1through a data line and, in response to the second signals S2_1and S2_2and their inverted signals S2_1R˜S2_2R, sequentially latch the first data bit B1_1and the second data bit B1_2transmitted by the second series data DS2_1at different time points.

However, in another embodiment of the invention, the third latch circuit LR3_1may be electrically connected to two data lines to receive two second series data (e.g., DS2_1˜DS2—n), the tenth and twelfth transistors M10and M12are controlled by the same second signal (e.g., S2_1), and the eleventh and thirteenth transistors M11and M13are controlled by the inverted signal (e.g., S2_1R) of same second signal. Thereby, the third latch circuit LR3_1may simultaneously receive and latch the first data bit B1_1and the second data bit B12respectively transmitted by the two second series data (e.g., DS2_1˜DS2—n).

That is, the first serial-to-parallel converter432may serially output the second series data DS2_1˜DS2—q(including the first data bits B1_1˜Bn_1and the second data bits B12˜Bn_2) through the same data line, such that the third latch circuits LR3_1˜LR3—nrespectively receive the corresponding first data bits B1_1˜Bn_1and second data bits B1_2˜Bn_2of the second series data DS2_1˜DS2—q.

Additionally, the first serial-to-parallel converter432may output the second series data DS2_1˜DS2—q(corresponding to the first data bits B1_1˜Bn_1and the second data bits B1_2˜Bn_2) in parallel through different data lines, such that the third latch circuits LR3_1˜LR3—nsimultaneously receive and latch the corresponding first data bits B11˜Bn_1and second data bits B12˜Bn_2of the second series data DS2_1˜DS2—q. However, the invention is not limited to the embodiment depicted inFIG. 5and described above.

The fourth latch circuit LR4_1includes a fourteenth transistor M14, a fifteenth transistor M15, a sixteenth transistor M16, a seventeenth transistor M17, a sixth capacitor C6, a seventh capacitor C7, a fifth inverter INV5, a sixth inverter INV6, a seventh inverter INV7, and an eighth inverter INV8. The drain (i.e., the first end) of the fourteenth transistor M14receives the second bit voltage VB2_1. The gate (i.e., the control end) of the fourteenth transistor M14receives the latch enabling signal S_LE. The drain (i.e., the first end) of the fifteenth transistor M15is electrically connected to the source (i.e., the second end) of the fourteenth transistor M14. The gate (i.e. the control end) of the fifteenth transistor M15receives an inverted signal S_LER of the latch enabling signal S_LE. The source (i.e., the second end) of the fifteenth transistor M15is electrically connected to the drain of the fifteenth transistor M15. The sixth capacitor C6is electrically connected between the source of the fourteenth transistor M14and the ground voltage GND.

An input end of the fifth inverter INV5is electrically connected to the source of the fourteenth transistor M14. An output end of the fifth inverter INV5outputs an inverted signal SC1_1R of the corresponding first control signal SC1_1. An input end of the sixth inverter INV6is electrically connected to the output end of the fifth inverter INV5. An output end of the sixth inverter INV6outputs the first control signal SC1_1.

The drain (i.e., the first end) of the sixteenth transistor M16receives the third bit voltage VB3_1. The gate (i.e., the control end) of the sixteenth transistor M16receives the latch enabling signal S_LE. The drain (i.e., the first end) of the seventeenth transistor M17is electrically connected to the source (i.e., the second end) of the sixteenth transistor M16. The gate (i.e. the control end) of the seventeenth transistor M17receives the inverted signal S_LER of the latch enabling signal S_LE. The source (i.e., the second end) of the seventeenth transistor M17is electrically connected to the drain of the seventeenth transistor M17. The seventh capacitor C7is electrically connected between the source of the sixteenth transistor M16and the ground voltage GND.

An input end of the seventh inverter INV7is electrically connected to the source of the sixteenth transistor M16. An output end of the seventh inverter INV7outputs an inverted signal SC2_1R of the second control signal SC2_1. An input end of the eighth inverter INV8is electrically connected to the output end of the seventh inverter INV7. An output end of the eighth inverter INV8outputs the second control signal SC2_1.

According to said circuitry configuration, the fourth latch circuit LR4_1may provide the first control signal SC1_1, the second control signal SC2_1, the inverted signal SC1_1R of the first control signal SC1_1, and the inverted signal SC2_1R of the second control signal SC2_1to the decoding circuit DEC1, so as to control the decoding circuit DEC1to generate the corresponding display voltage V_D1.

FIG. 6is a schematic circuitry diagram illustrating a decoding circuit according to an embodiment of the invention. With reference toFIG. 4andFIG. 6, in the present embodiment, the decoding circuit DEC1includes a first NAND gate ND1, a ninth inverter INV9, a first boost circuit BST1, an eighteenth transistor M18, an eighth capacitor C8, a second NAND gate ND2, a tenth inverter INV10, a second boost circuit BST2, a nineteenth transistor M19, a third NAND gate ND3, an eleventh inverter INV11, a third boost circuit BST3, and a twentieth transistor M20.

A first input end of the first NAND gate ND1receives an inverted signal SC1_1R of the first control signal. A second input end of the first NAND gate ND1receives an inverted signal SC2_1R of the second control signal. An output end of the first NAND gate ND1outputs an inverted signal SBC1_R of a first boost control signal SBC1. An input end of the ninth inverter INV9is electrically connected to the output end of the first NAND gate ND1. An output end of the ninth inverter INV9outputs the first boost control signal SBC1.

The first boost circuit BST1is electrically connected to the input end and the output end of the ninth inverter INV9, so as to output a first switch control voltage V_SC1according to the first boost control signal SBC1and the inverted signal SBC1_R of the first boost control signal SBC1. The drain (i.e., the first end) of the eighteenth transistor M18receives the positive display voltage V_POS. The gate (i.e., the control end) of the eighteenth transistor M18is electrically connected to the first boost circuit BST1to receive the first switch control voltage V_SC1.

A first input end of the second NAND gate ND2receives the first control signal SC1_1. A second input end of the second NAND gate ND1receives the inverted signal SC2_1R of the second control signal. An output end of the second NAND gate ND2outputs an inverted signal SBC2_R of a second boost control signal SBC2. An input end of the tenth inverter INV10is electrically connected to the output end of the second NAND gate ND2. An output end of the tenth inverter INV10outputs the second boost control signal SBC2.

The second boost circuit BST2is electrically connected to the input end and the output end of the tenth inverter INV10, so as to output a second switch control voltage V_SC2according to the second boost control signal SBC2and the inverted signal SBC2_R of the second boost control signal SBC2.

The drain (i.e., the first end) of the nineteenth transistor M19receives the common voltage Vcom3. The gate (i.e., the control end) of the nineteenth transistor M19is electrically connected to the second boost circuit BST2to receive the second switch control voltage V_SC2. The source (i.e., the second end) of the nineteenth transistor M19is electrically connected to the source (i.e., the second end) of the eighteenth transistor M18.

A first input end of the third NAND gate ND3receives the inverted signal SC1_1R of the first control signal. A second input end of the third NAND gate ND3receives the second control signal SC2_1. An output end of the third NAND gate ND3outputs an inverted signal SBC3_R of a third boost control signal SBC3. An input end of the eleventh inverter INV11is electrically connected to the output end of the third NAND gate ND3. An output end of the eleventh inverter INV11outputs the third boost control signal SBC3.

The third boost circuit BST3is electrically connected to the input end and the output end of the eleventh inverter INV11, so as to output a third switch control voltage V_SC3according to the third boost control signal SBC3and the inverted signal SBC3_R of the third boost control signal SBC3.

The drain (i.e., the first end) of the twentieth transistor M20receives the negative display voltage V_NEG. The gate (i.e., the control end) of the twentieth transistor M20is electrically connected to the third boost circuit BST3to receive the third switch control voltage V_SC3. The source (i.e., the second end) of the twentieth transistor M20is electrically connected to the source of the eighteenth transistor M18.

The eighth capacitor C8is electrically connected between the sources of the eighteen, nineteenth, and twentieth transistors M18, M19, and M20and the ground voltage GND, so as to provide the display voltage V_D1.

For instance, when the first control signal SC1_1and the second control signal SC2_1are both disabled (i.e., the inverted signals SC1_1R and SC2_1R are both enabled), the first boost circuit BST1responds to the first boost control signal SBC1and its inverted signal SBC1_R and outputs the enabled first switch control voltage V_SC1, so as to switch on the eighteenth transistor M18. At this time, the second boost circuit BST2and the third boost circuit BST3respectively output the disabled second switch control voltage V_SC2and the disabled third switch control voltage V_SC3, so as to switch off the nineteenth transistor M19and the twentieth transistor M20. Therefore, the eighth capacitor C8may store the power according to the positive display voltage V_POS and may thereby provide the positive display voltage V_POS as the display voltage V_D1. Namely, given that the first control signal SC1_1and the second control signal SC2_1are both disabled, the decoding circuit DEC1selects the positive display voltage V_POS as the display voltage V_D1.

When the first control signal SC1_1is enabled and the second control signal SC2_1is disabled, the second boost circuit BST2responds to the second boost control signal SBC2and its inverted signal SBC2_R and outputs the enabled second switch control voltage V_SC2, so as to switch on the nineteenth transistor M19. At this time, the first boost circuit BST1and the third boost circuit BST3respectively output the disabled first switch control voltage V_SC1and the disabled third switch control voltage V_SC3, so as to switch off the eighteenth transistor M18and the twentieth transistor M20. Thereby, the decoding circuit DEC1selects the common voltage Vcom3as the display voltage V_D1.

When the first control signal SC1_1is disabled and the second control signal SC2_1is enabled, the third boost circuit BST3responds to the third boost control signal SBC3and its inverted signal SBC3_R and outputs the enabled third switch control voltage V_SC3, so as to switch on the twentieth transistor M20. At this time, the first boost circuit BST1and the second boost circuit BST2respectively output the disabled first switch control voltage V_SC1and the disabled second switch control voltage V_SC2, so as to switch off the eighteenth transistor M18and the nineteenth transistor M19. Thereby, the decoding circuit DEC1selects the negative display voltage V_NEG as the display voltage V_D1.

The corresponding relation between the disabling and enabling states of the first and second control signals SC1_1and SC1_2and the display voltage V_D1is exemplified in the present embodiment and should not be construed as a limitation to the invention.

FIG. 7is a schematic circuitry diagram illustrating a boost voltage circuit according to an embodiment of the invention. With reference toFIG. 6andFIG. 7, the first boost circuit BST1is exemplified herein to explain the circuitry structures of the first boost circuit BST1, the second boost circuit BST2, and the third boost circuit BST3. As shown inFIG. 7, the first boost circuit BST1includes a ninth capacitor C9, a first switch SW1, a second switch SW2, a third switch SW3, a fourth switch SW4, and a fifth switch SW5.

A first end of the first switch SW1receives the system high voltage VDD. A second end of the first switch SW1is electrically connected to a first end of the ninth capacitor C9. Here, the first switch SW1is controlled by the inverted signal SBC1_R of the first boost control signal SBC1and is switched on.

A first end of the second switch SW2receives the system high voltage VDD. A second end of the second switch SW2is electrically connected to a second end of the ninth capacitor C9. Here, the second switch SW2is controlled by the first boost control signal SBC1and is switched on.

A first end of the third switch SW3is electrically connected to the first end of the ninth capacitor C9. A second end of the third switch SW3provides the first switch control voltage V_SC1. Here, the third switch SW3is controlled by the first boost control signal SBC1and is switched on.

A first end of the fourth switch SW4is electrically connected to the second end of the ninth capacitor C9. A second end of the fourth switch SW4receives the ground voltage GND. Here, the fourth switch SW4is controlled by the inverted signal SBC1_R of the first boost control signal SBC1and is switched on.

A first end of the fifth switch SW5receives the negative display voltage V_NEG. A second end of the fifth switch SW5is electrically connected to the second end of the third switch SW3. Here, the fifth switch SW5is controlled by the inverted signal SBC1_R of the first boost control signal SBC1and is switched on.

With reference toFIG. 6andFIG. 7, in the first boost circuit BST1, when the first boost control signal SBC1is disabled, the first switch SW1, the fourth switch SW4, and the fifth switch SW5respectively respond to the enabled inverted signal SBC1_R and are switched on, and the second switch SW2and the third switch SW3respectively respond to the disabled first boost control signal SB1and are switched off. At this time, the first boost circuit BST1provides the negative display voltage V_NEG as the first switch control voltage V_SC1, and thereby the eighteenth transistor M18is switched off. In addition, the ninth capacitor C9takes advantages of the system high voltage VDD to stores power, i.e., the voltage across the ninth capacitor C9is equal to the system high voltage VDD.

When the first boost control signal SBC1is enabled, the second switch SW2and the third switch SW3respectively respond to the enabled first boost control signal SB1and are switched on, and the first switch SW1, the fourth switch SW4, and the fifth switch SW5respectively respond to the disabled inverted signal SBC1_R and are switched off. At this time, the first switch control voltage V_SC1output by the first boost circuit BST1is raised to twice the system high voltage VDD according to the power stored by the ninth capacitor C9, so as to increase the conduction degree of the eighteenth transistor M18.

The circuitry structure and the operation manner of the first boost circuit BST1are similar to those of the second and third boost circuits BST2and BST3. Namely, the second and third boost circuits BST2and BST3may respectively take advantages of the corresponding second boost control signal SBC2and its inverted signal SBC2_R and the corresponding third boost control signal SBC3and its inverted signal SBC3_R to control the conduction state of the corresponding switches. That is, in the second boost circuit BST2, the first, fourth, and fifth switches SW1, SW4, and SW5are controlled by the inverted signal SBC2_R and are switched on, and the second and third switches SW2and SW3are controlled by the second boost control signal SBC2and are switched on. In the third boost circuit BST3, the first, fourth, and fifth switches SW1, SW4, and SW5are controlled by the inverted signal SBC3_R and are switched on, and the second and third switches SW2and SW3are controlled by the third boost control signal SBC3and are switched on.

As a result, the second switch control voltage V_SC2and the third switch control voltage V_SC3may be further raised by the second boost circuit BST2and the third boost circuit BST3, and thereby the conduction degree of the nineteenth transistor M19and the conduction degree of the twentieth transistor M20may then increase.

Even in consideration of the boost mechanism of the boost circuits BST1to BST3, the voltage across the capacitor C9is lowered down together with time, which correspondingly lowers down the conduction degree of the transistors M18, M19, and M20. Thereby, the voltage level and the current of the display voltage V_D1gradually decrease. Hence, in the present embodiment similar to the embodiment shown inFIG. 3, due to the coupling effect of the ninth capacitor C9in the boost circuits BST1˜BST3within the VB period, the first, second, and third switch control voltages V_SC1, V_SC2, and V_SC3are re-coupled to exceed the voltage level of the system high voltage VDD, and thereby favorable boost effects accomplished by the boost circuits BST1˜BST3may be guaranteed.

Specifically, the timing controller420may set the first series data DS1_1˜DS1—pwithin the VB period, such that each of the decoding circuits DEC1˜DECn in turns outputs the positive display voltage V_POS, the common voltage Vcom3, and the negative display voltage V_NEG. Owing to the re-coupling effect of the ninth capacitor C9in the first, second, and third boost circuits BST1˜BST3, the boost effects accomplished by the first, second, and third boost circuits BST1˜BST3are not influenced by time.

To sum up, an electrophoretic display system is provided in an embodiment of the invention, and the data driver of the electrophoretic display system receives data through serial-to-parallel conversion. Thereby, the timing controller may transmit data through a relatively small number of data lines, the overall circuit area of the electrophoretic display system may be effectively reduced, and the hardware costs may be reduced as well. From another perspective, the electrophoretic display system respectively provides the electrophoretic display panel (respectively driven by the direct current and the alternating current) with the latch circuits and the decoding circuits which are characterized by the boost mechanism, so as to enhance the driving capability of the data driver in no need of expanding the width of the transistors.