Power semiconductor chip package

A device includes a vertical power semiconductor chip having an epitaxial layer and a bulk semiconductor layer. A first contact pad is arranged on a first main face of the power semiconductor chip and a second contact pad is arranged on a second main face of the power semiconductor chip opposite to the first main face. The device further comprises an electrically conducting carrier attached to the second contact pad.

TECHNICAL FIELD

The invention generally relates to semiconductor chip packaging and more particularly to packaging of a power semiconductor chip.

BACKGROUND

Semiconductor device manufacturers are constantly striving to increase the performance of their products, while decreasing their cost of manufacture. A cost intensive area in the manufacture of semiconductor devices is packaging the semiconductor chips. As those skilled in the art are aware, integrated circuits are fabricated in wafers, which are then singulated to produce semiconductor chips. One or more semiconductor chips are placed in a package to protect them from environmental and physical impacts to ensure reliability and performance. Packaging semiconductor chips increases the cost and complexity of manufacturing semiconductor devices because the packaging designs shall not only provide protection, they shall also permit transmission of electrical signals to and from the semiconductor chips.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

As employed in this specification, the terms “coupled” and/or “electrically coupled” are not meant to mean that the elements must be directly coupled together—intervening elements may be provided between the “coupled” or “electrically coupled” elements.

Devices containing power semiconductor chips are described below. The power semiconductor chips may be of different types, may be manufactured by different technologies and may include, for example, integrated electrical, electro-optical or electro-mechanical circuits or passives. The power semiconductor chips need not be manufactured from specific semiconductor material, for example, Si, SiC, SiGe, GaAs, and, furthermore, may contain inorganic and/or organic materials that are not semiconductors, such as, for example, discrete passives, antennas, insulators, plastics or metals. Furthermore, the devices described below may include further integrated circuits to control the power integrated circuits of the power semiconductor chips.

The power semiconductor chips may comprise power MOSFETs (Metal Oxide Semiconductor Field Effect Transistors), IGBTs (Insulated Gate Bipolar Transistors), JFETs (Junction Gate Field Effect Transistors), power bipolar transistors or power diodes. More specifically, power semiconductor chips having a vertical structure are involved, that is to say that the power semiconductor chips are fabricated in such a way that electric currents can flow in a direction perpendicular to the main faces of the power semiconductor chips.

A power semiconductor chip having a vertical structure may have contact pads on its two main faces, that is to say on its top side and bottom side. By way of example, the source electrode and the gate electrode of a power MOSFET may be situated on one main face, while the drain electrode of the power MOSFET may be arranged on the other main face. The contact pads may be made of aluminum, copper or any other suitable material. One or more metal layers may be applied to the contact pads of the power semiconductor chips. The metal layers may, for example, be made of titanium, nickel vanadium, gold, silver, copper, palladium, platinum, nickel, chromium or any other suitable material. The metal layers need not be homogenous or manufactured from just one material, that is to say various compositions and concentrations of the materials contained in the metal layers are possible.

The power semiconductor chip may be made of a bulk semiconductor layer and an epitaxial layer generated on the bulk semiconductor layer. The epitaxial layer may have a thickness greater than the thickness of the bulk semiconductor layer. In particular, the epitaxial layer may have a thickness of equal or greater than 20 μm, 30 μm, 40 μm or 50 μm. Typically, the greater the thickness of the epitaxial layer, the higher is the operating voltage of the power semiconductor chip. The bulk semiconductor layer may have a thickness of equal or less than 30 μm, 20 μm or 15 μm.

An electrically conducting carrier may be applied to the power semiconductor chip. The electrically conducting carrier may significantly affect the electrical properties of the power semiconductor chip by mechanical interaction with the power semiconductor chip. The carrier may be a leadframe, i.e., a structured metal sheet. The leadframe may have a thickness equal or greater than 1.0 mm, 1.5 mm or 2.0 mm in order to exert mechanical stress on the power semiconductor chip.

An encapsulation material may at least partially cover the power semiconductor chip to form an encapsulation body. The encapsulation material may be based on a polymer material, that is it may include a basis material (also referred to as a matrix material in the following) made of any appropriate duroplastic, thermoplastic or thermosetting material or laminate (prepreg). In particular, a matrix material based on epoxy resin may be used. The matrix material may embed a filler material, for instance SiO2, Al2O3or AlN particles to adjust physical properties of the encapsulation body such as, e.g., the elastic modulus or the CTE (coefficient of thermal expansion).

After its deposition, the encapsulation material may only be partially hardened and may then be cured and/or completely hardened by the application of energy (e.g., heat, UV light, etc.) to form the solid encapsulation body. Various techniques may be employed to form the encapsulation body by the encapsulation material, for example, compression molding, transfer molding, injection molding, powder molding, liquid molding, dispensing or laminating. Heat and/or pressure may be used to apply the encapsulation material.

The encapsulation body may be designed to significantly affect the electrical properties of the power semiconductor chip by mechanical interaction with the power semiconductor chip. The encapsulation body may have an elastic modulus of equal or greater than 50,000 MPa and/or a chip covering thickness (i.e., thickness over an upper surface of the power semiconductor chip) great enough to satisfy the condition that the ratio of the chip covering thickness and a sum of the thickness of the power semiconductor chip, the thickness of the connecting layer and the thickness of the electrically conducting carrier is equal or greater than 3 in order to exert a compression or downward pressure on the power semiconductor chip.

FIG. 1schematically illustrates a power device100in cross section. The device100includes a power semiconductor chip10. The power semiconductor chip10has one or more first contact pads11that are arranged on a first main face12of the power semiconductor chip10and has one or more second contact pads13that are arranged on a second main face14of the power semiconductor chip10opposite to the first main face12. Further, the power device100comprises a carrier20on which the power semiconductor chip10is mounted.

The power semiconductor chip10is a vertical device, i.e., electric currents can flow in a direction perpendicular to the main faces12,14of the power semiconductor chip10. In one embodiment, the power semiconductor chip10is a power transistor and the first contact pad(s)11may form a source terminal and the second contact pad(s)13may form a drain terminal. In this embodiment, typically, a gate terminal (not shown) is arranged on the first main face12of the power semiconductor chip10. In other embodiments, the power semiconductor chip10may be a power diode, and the first contact pad(s)11may, e.g., form an anode terminal whilst the second contact pad(s)13may form a cathode terminal of the power diode or vice versa.

More specifically, the power semiconductor chip10may comprise an epitaxial layer15arranged, e.g., on a bulk semiconductor layer16. A person skilled in the art is well aware of multiple semiconductor processing techniques to produce such a structure. Briefly, the power semiconductor chips10may be fabricated on a wafer made of semiconductor material. The upper surface of the wafer may correspond to the upper surface of the bulk semiconductor layer16inFIG. 1. The wafer, for instance a silicon wafer, may be doped by suitable impurity atoms (dopants) to enhance the electrical conductivity of the semiconductor material of the bulk semiconductor layer16. By way of example, the wafer may be doped to obtain a n+ doped bulk silicon layer16of high electrical conductivity.

Still during frontend wafer processing, an epitaxial layer15may be generated on the upper surface of the wafer. All epitaxial techniques known to a person skilled in the art may be used, e.g., MBE (molecular beam epitaxy), LPE (liquid phase epitaxy) etc. The epitaxial layer15is designed to contain a sequence of p-n junctions to form the active semiconductor region of the vertical power device.

The first contact pad(s)11are formed on the upper surface12of the epitaxial layer15. This step may still be carried out during wafer processing, that is during frontend processing. In other embodiments, the first contact pad(s)11may be formed on the single power semiconductor chips10after separation of the wafer into multiple power semiconductor chips10.

Similar to the first contact pad(s)11, the second contact pad(s)13are formed either during wafer processing on the intact wafer or on the power semiconductor chips10singularized from the wafer.

The integrated power circuits and possibly further integrated circuits can be electrically accessed via the contact pads11,13. The contact pads11,13may be made of a metal, for example, aluminum or copper, and may have any desired shape and size.

The power semiconductor chip10may be mounted on the upper surface of the carrier20. A connecting layer17of solder material, e.g., a diffusion solder material comprising e.g. AuSn and/or other metal materials may be used to electrically connect and mechanically secure the second contact pad(s)13to the carrier20.

The carrier20may be of various types. In one embodiment the carrier20may be a patterned metal sheet or plate, e.g., a leadframe. The carrier20may comprise metal plate regions which are separated from each other by spacings. In another embodiment the carrier20may be a continuous, unpatterned metal plate or sheet. The carrier20may be produced by a stamping and/or milling process. The metal of which the carrier is made may, e.g., comprise one or more metals of the group of copper, aluminum, nickel, gold or any alloy based on one or more of these metals. The carrier (e.g., leadframe) may be made of one single bulk metal layer or a multi metal layer structure. The carrier20may serve as a heat sink for dissipating the heat generated by the power semiconductor chip10.

D1is the distance between the carrier20and the epitaxial layer15, that is the distance between the upper surface of the carrier20and the beginning of the epitaxial layer15(in the example shown inFIG. 1the beginning of the epitaxial layer15is the transition between the bulk silicon layer16and the epitaxial layer15). The distance D1is a parameter which has a strong influence on the degree of stress which is exercised on the epitaxial layer15of the power semiconductor chip10by the carrier20. Typically, the CTE of the carrier20and the CTE of the semiconductor chip10are significantly different. Generally, the CTE of the carrier20may be greater than the CTE of the power semiconductor chip10by a factor of, e.g., 5, 6, 7, 8, 9, 10 or even more. By way of example, a power semiconductor chip10made of silicon has a CTE of about 2.5 ppm, whereas the CTE of a typical leadframe made of copper is about 18 ppm. Thus, after soldering, as the contraction of the carrier20is considerably greater than the contraction of the power semiconductor chip10, the carrier20(e.g., leadframe) exerts high tensile stress on the power semiconductor chip10.

This is illustrated inFIG. 2showing the semiconductor device100in simplification. The contraction of the carrier20is indicated by the arrows “contraction”. The tensile stress exerted on the power semiconductor chip10is indicated by arrows “tensile stress”. As is apparent inFIG. 2, the tensile stress acts in a vertical direction on the peripheral region of the power semiconductor chip10, that is in a direction which is substantially perpendicular to the extension of the carrier20running in a horizontal direction. The tensile stress is accompanied by warpage, i.e., the semiconductor device100is forced into a bowed or convex shape. InFIG. 2, the curvature of the power semiconductor chip10and the carrier20is exaggerated for the sake of illustration. Further, dashed lines correspond to the straight-lined extension of the power semiconductor chip10and the carrier20before soldering.

The shorter the distance D1, the greater is the tensile stress acting on the power semiconductor chip10. According to one embodiment, it has been found that high tensile stress acting on the epitaxial layer15improves the electrical properties of the power semiconductor chip10. In particular, the on-state resistance (Ron) of the power semiconductor chip10is significantly reduced by enhancing the external tensile stress acting on the epitaxial layer15of the power semiconductor chip10.

In other words, tensile stress is selectively introduced into the epitaxial layer15of the power semiconductor chip10by designing D1=50 μm. Further, smaller dimensions such as D1=40 μm or 30 μm or 20 μm or even 10 μm may be used. This is in contrast to the conventional approach, where large dimensions of D1are used in order to compensate for the different CTEs and thus to decrease the tensile stress acting on the power semiconductor chip10.

The tensile stress acting on the epitaxial layer15can be enhanced by using a connecting layer17made of brittle solder materials such as, e.g., solder materials on the basis of AuSn. AuSn has a high elastic modulus of about 59,000 MPa. Other lead-free solder materials may also be used. This is in contrast to the conventional approach, where deformable or elastic bonding materials such as electrically conductive adhesives or solder materials based on Pb are used in order to compensate for the different CTEs and thus to decrease the tensile stress acting on the semiconductor chip10.

The tensile stress acting on the epitaxial layer15can be enhanced by using a thin connecting layer17of solder material. For instance, the connecting layer17of solder material may be as thin as or thinner than 10 μm, 5 μm, 2 μm or even 1 μm. Further, the second contact pad13may have a thickness of equal or less than 2 μm or even 1 μm. This is in contrast to the conventional approach, where connecting layers of substantial thickness are used in order to compensate for the different CTEs and thus to decrease the tensile stress acting on the power semiconductor chip10.

The tensile stress acting on the epitaxial layer15of the power semiconductor chip10can be enhanced by using diffusion solder materials. Diffusion solder materials such as, e.g., AuSn, CuSn, AgSn can have intermetallic phases formed of at least two solder components. The first of the solder components has a melting point which is lower than the melting point of the intermetallic phases, and the second of the solder components has a melting point which is higher than the melting point of the intermetallic phases. In addition, in its diffusion region, the diffusion solder may include nanoparticles of a filler material, which can prevent the formation of microcracks originating from the intermetallic phases in the event of thermomechanical loading. Connections produced by diffusion solder materials are brittle, may have a high elastic modulus as mentioned above and may be as thin as mentioned above. Thus, lead-free diffusion solder connections for the connecting layer17are highly suitable to effectively apply the tensile stress produced by the carrier20to the power semiconductor chip10.

The tensile stress acting on epitaxial layer15can be enhanced by using a thin bulk semiconductor layer16. For instance, in one embodiment, the bulk semiconductor layer16may be as thin as or thinner than 30 μm, in particular, 20 μm, 15 μm or even 10 μm. This may be achieved by thinning the wafer at its bottom side to generate a common planar wafer surface comprising the second main face14of the power semiconductor chip10. Thinning may be accomplished, e.g., by grinding or lapping. Whilst grinding tools use an abrasive wheel, lapping tools use a fluid (“slurry”) charged with “rolling” abrasive particles acting between two surfaces. For instance, CMP (chemical mechanical polishing) may be applied. As the bulk semiconductor layer16has no influence on the performance of the semiconductor device100(it simply provides a highly conductive junction to the second contact pad13), the thinning of the wafer may be continued until a minimum grinding thickness tolerance is reached. In one embodiment, the bulk semiconductor layer16may be as thin as or thinner than 10 μm, 5 μm or even 2 μm. This may be achieved by etching the wafer at its bottom side to generate a common planar wafer surface comprising the second main face14of the power semiconductor chip10. As the bulk semiconductor layer16has no operational effect on the performance of the semiconductor device100(except of providing a highly conductive junction to the second contact pad13), the etching of the wafer may be continued until a minimum etching thickness tolerance is reached.

Using one or more of these methods, the tensile stress acting on the epitaxial layer15can be set to about hundreds of MPa, e.g., to more than 200 MPa, 500 MPa, or even 1000 MPa. Even a tensile stress as high as one or a multiple of GPa may be obtained. It is to be noted that the tensile stress must not exceed the tensile breaking stress, which is, e.g., about 5 GPa for a typical silicon power chip having an operating voltage of about 500 V.

It is to be noted that other design parameters may be used to adjust the degree of tensile stress applied to the epitaxial layer15. By way of example, the thickness Dcar of the carrier20may have some effect on tensile stress loading. According to one aspect, a ratio of the thickness Dcar of the electrically conducting carrier20and a sum of the thickness Dchip of the power semiconductor chip10, the thickness Dpad of the second contact pad13and the thickness Dcon of the connecting layer17is equal or greater than 3, i.e.,
Dcar/(Dchip+Dpad+Dcon)=3.  (1)

This ratio may even be equal or greater than 5, in particular 7, more in particular 10. The greater the thickness Dcar of the carrier20the more efficient is the transport of heat out of the semiconductor device100.

FIG. 3is a cross-sectional view of one detailed, exemplary embodiment in accordance with the embodiment shown inFIG. 1. The semiconductor device200shown inFIG. 3is a power MOSFET having an operating voltage of 600 V. Carrier20is a leadframe made of copper having, for instance, a thickness Dcar=1.3 mm. In general, Dcar may be equal or greater than 1.0 mm or even 2.0 mm. The connecting layer17is made of an AuSn diffusion solder and has a thickness of 1.2 μm. The second contact pad13comprises a lower pad layer13amade of aluminum (Al), an upper pad layer13bfollowing the lower pad layer13aand made of titanium (Ti) and a coating layer13cfollowing the upper pad layer13band made of nickel vanadium (NiV). These second contact pad layers13a,13b,13cmay, for example, have thicknesses of about 400 nm (Al layer), 400 nm (Ti layer) and 75 nm (NiV layer). Thus, the total thickness Dcon+Dpad of the connecting layer17and the second contact pad13is about as small as 2.075 μm. This thickness Dcon+Dpad could also easily be reduced to be equal or smaller than 2.0 μm, if desired.

Further toFIG. 3, the bulk semiconductor layer16may be made of n+ doped silicon and may have a thickness Dbulk (seeFIG. 1) of about 17.5 μm. This thickness can be obtained by wafer grinding. The doped bulk semiconductor layer16may behave essentially as a metal. The degenerate semiconductor-metal junction between the bulk semiconductor layer16and the lower pad layer13aof the second contact pad13also has a high electrical conductivity. The bulk semiconductor layer16and the second contact pad13represent the drain terminal of the power MOSFET.

The epitaxial layer15represents the active region of the power semiconductor chip10. In this example it has a thickness Depi (seeFIG. 1) of 52.5 μm, allowing for an operating voltage of about 600 V. The epitaxial layer15comprises a series of p-n junctions which are located within a region of the epitaxial layer indicated by arrow p-n inFIG. 3. In general, the epitaxial layer15may have a thickness of equal or greater than 20 μm, in particular, equal or greater than 30 μm, still, in particular, equal or greater 40 μm or, in particular, equal or greater than 50 μm. As a rule of thumb, each 100 V of operating voltage may need about 9 μm of epitaxial layer thickness. Thus, the vertical power semiconductor chip10may have an operating voltage of equal or greater than 200 V, in particular equal or greater than 300 V, still in particular equal or greater than 400 V or in particular equal or greater than 500 V.

A highly conductive plug41is provided within the epitaxial layer15. The highly conductive plug41is electrically connected to the p-n junctions of the epitaxial layer15to form a source contact thereof.

The conductive plug41is covered by a first insulating layer42such as, e.g., an oxide layer, which is provided on top of the epitaxial layer15. The insulating layer42is referred to as EOX inFIG. 3and is configured to have openings through which the conductive plug41may be accessed.

A first structured metal layer43may be arranged over the insulating layer42. The first structured metal layer43may serve to provide an electrical functionality such as, e.g., electrostatic shielding of the power MOSFET. Further, additional structured metal layers not shown in the sectional view ofFIG. 3may be arranged in the vicinity of the upper face12of the epitaxial layer15, e.g., structured metal layers to provide for additional connectivity and/or signal routing such as, e.g., a structured metal layer to form a gate contact of the p-n junctions of the epitaxial layer15.

A second structured insulating layer44such as, e.g., an oxide layer may be arranged over the first structured metal layer43. The second insulating layer44is referred to as ZwOX inFIG. 3configured to have openings through which the conductive plug41may be electrically contacted by a second metal layer45. The second metal layer45may, for instance, be made of AlSiCu and may represent the source terminal of the power MOSFET. Further, a polymer layer46may be provided to cover the second metal layer45. A polymer material such as parylene, photoresist material, imide, epoxy, duroplast or silicone may be used.

By way of example, the layers42,43,44,45and46may have the following dimensions in thickness. The first insulating layer42may have a thickness Dins1of 2.4 μm, the second insulating layer44may have a thickness Dins2of 1.5 μm, the first metal layer43may have a thickness Dmet of 5.0 μm and the polymer layer46may have a thickness Dpoly of 6.0 μm. It is to be noted that the dimensions, materials and the provision of these layers are exemplary and are subject to variations in accordance with the needs of the semiconductor design.

FIG. 4is a diagram illustrating the probability distribution of Ron for an ensemble of N identical power semiconductor chips10mounted on a carrier (leadframe)20as shown inFIG. 3and for an ensemble of N identical power semiconductor chips10operated in the absence of tensile stress. The x-axis displays Ron in units of mOhm while the y-axis is the probability ranging from 0 to 1 drawn in a logarithmic scale.FIG. 4illustrates that Ron is significantly different for stress loaded power semiconductor chips10(measurement results show up along line A) and power semiconductor chips10in a condition free of external stress (measurement results show up along line B). While in a condition free of external stress, an average value of Ron=90 mOhm is obtained, the application of external stress reduces the on-state resistance Ron to an average value of Ron=65 mOhm. Thus, in this example, a mean reduction of Ron of 38% in relation to the target value of 65 mOhm may be reached by the application of external tensile stress. In other words, the application of external stress on the p-n junctions in the epitaxial layer15significantly increases the charge carrier mobility in the epitaxial layer15. It is to be noted thatFIG. 4further demonstrates that the standard deviation of Ron within each ensemble is small compared to the difference between the respective mean values of Ron. Thus, both the formation of the external tensile stress by virtue of the mechanical measures and methods explained herein and the effect of the external tensile stress on the electrical performance of the power semiconductor chips10are clearly systematic and highly reproducible results.

FIG. 5schematically illustrates a cross-sectional view of a semiconductor device300of one embodiment comprising the semiconductor device100ofFIG. 1encapsulated in an encapsulation body50embedding the power semiconductor chip10. The encapsulation body50may also partly or completely embed the carrier20. By way of example, in the semiconductor device300shown inFIG. 5, the carrier20protrudes at one side face22from the encapsulation body50and is covered at the other side faces21, the upper face23and the lower face24opposite to the upper face23by the encapsulation body50.

FIG. 6illustrates a cross-sectional view of a semiconductor device400according to one embodiment. The semiconductor device400is similar to the semiconductor device300ofFIG. 5except that the lower face24of the carrier20remains exposed (i.e. uncovered by the encapsulation body50).

The encapsulation body50may be made of any appropriate duroplastic, thermoplastic or thermosetting (matrix) material or laminate, for example, a prepreg (short for preimpregnated fibers). In particular, a (matrix) material based on epoxy resin may be used. The dielectric (matrix) material which forms the encapsulation body50may contain a filler material. By way of example, the filler material may consisting of small particles of glass (SiO2) or other electrically insulating mineral filler materials like Al2O3or organic filler materials. After its deposition, the dielectric material may be only partially hardened and may be completely hardened by the application of energy (e.g., heat, UV light, etc.) to form the encapsulation body50.

Various techniques may be employed to form the encapsulation body50by the dielectric material, for example, compression molding, transfer molding, injection molding, powder molding, liquid molding, dispensing or laminating. For example, compression molding may be used. In compression molding, a liquid molding material is dispensed into an open lower mold half in which the carrier20and the power semiconductor chip10mounted thereon are placed. Then, after dispensing the liquid molding material, an upper mold half is moved down and spreads out the liquid molding material until a cavity formed between the lower mold half and the upper mold half is completely filled. This process may be accompanied by the application of heat and pressure.

FIG. 7is a diagram illustrating the tensile stress in units of MPa versus the chip area in units of mm2for power semiconductor chips of various thickness of 50, 100, 150, 220 and 315 μm after soldering (solid lines) and after encapsulation (dashed lines). As a first result, it is found that the tensile stress is only slightly dependent on the chip area. Thus, semiconductor chips of all sizes are believed to take benefit of the principles explained above. As a second result, the tensile stress significantly enhances with increasing chip thickness. Thus, the thicker the power semiconductor chip, the more pronounced is the electrical effect (increase of the charge carrier mobility) induced by the application of external stress. Further, as a third result,FIG. 7indicates that the tensile stress may be significantly reduced by encapsulation. This aspect is regarded below in more detail.

According to another aspect, the encapsulation body50may be used to apply stress to the epitaxial layer15of the power semiconductor chip10. To this end, the encapsulation material of the encapsulation body50may have an elastic modulus of equal or greater than 50,000 MPa.

By using an encapsulation body50made of an encapsulation material having an elastic modulus of equal or greater than 50,000 MPa, the stress acting on the power semiconductor chip10is significantly affected or even dominated by the encapsulation body50rather than by the carrier20.

FIG. 8illustrates the forces acting in semiconductor devices such as, e.g., device300ofFIG. 5when the semiconductor chip10is encapsulated in an encapsulation body50.FIG. 8illustrates a relieve of tensile stress and an enhancement of downward pressure acting on the power semiconductor chip10due to the encapsulation process. More specifically, as indicated inFIG. 8, the warpage of the power semiconductor chip10due to the contraction of the carrier20after soldering is counteracted and, that way, reduced by the contraction of the encapsulation body50during hardening. Simultaneously, the contraction of the encapsulation body50during hardening causes the encapsulation body50to generate a downward pressure on the upper main face12of the power semiconductor chip10. Both effects (reduction of warpage and tensile stress and enhancement of downward pressure) are strongly dependent on the elastic modulus of the encapsulation material of the encapsulation body50. The greater the elastic modulus of the encapsulation material of the encapsulation body50, the greater is the reduction of warpage and tensile stress and the enhancement of downward pressure applied by the (cured) encapsulation material on the upper main chip face12of the power semiconductor chip10. In general, the elastic modulus of the encapsulation material may even be equal or greater than 60,000 MPa, in particular, equal or greater than 70,000 MPa, or equal or greater than 80,000 MPa. This may be achieved by adding a filler material to the encapsulation material, the percentage of filler material in the encapsulation material may be equal or greater than 80 vol %, in particular, equal or greater than 85 vol %. The same principles as exemplified inFIG. 8apply to semiconductor device400shown inFIG. 6.

Briefly put, the encapsulation body50converts tensile stress into downward pressure, with the conversion efficiency increases with the elastic modulus of the encapsulation material. It has been found that the application of external pressure on the upper main face12of the power semiconductor chip10reduces the on-state resistance Ron to significantly lower values compared to the Ron values associated with the same warpage (which is a measure of the tensile stress for a given chip thickness) but lower external pressure on the upper main face12of the power semiconductor chip10. Thus, the provision of an encapsulation material made of an elastic modulus of equal or greater than 50,000 MPa allows to reduce the warpage (and thus the tensile stress) and may simultaneously improve the electrical performance of the power semiconductor chip10.

FIG. 9is a diagram illustrating the chip warpage in units of μm versus the chip area in units of mm2for power semiconductor chips of various thicknesses of 50 μm, 100 μm, 150 μm, 220 μm and 315 μm. Solid lines correspond to chip warpage after soldering, whilst dashed lines correspond to (reduced) chip warpage after encapsulation. It is to be noted that the chip warpage is reduced by encapsulation for all chip areas. The reduction of chip warpage after encapsulation increases with chip area. Further, the chip warpage slightly reduces with chip thickness. Note that the external tensile stress acting on the power semiconductor chip10is solely dependent on the warpage for a given chip thickness.

Table 1 relates to a semiconductor device referred to as package P-SOT223-4 having a design similar to the design of the semiconductor device or package200shown inFIG. 3. Thus, to avoid reiteration, reference is made to the semiconductor device200.

As indicated in Table 1, the encapsulation material of the encapsulation body50may have an elastic modulus of about 13,000 MPa. This is a typical elastic modulus value of an encapsulation material commonly used in the art. As this value is comparatively small in relation to the elastic moduli of the other parts of the package (see Table 1), the contribution of the encapsulation body to the forces acting on the power semiconductor chip may be small. Therefore, high warpage and high tensile stress may be obtained. On the other hand, according to the aspect explained above, the elastic modulus of the encapsulation material of the encapsulation body50may be set as high as about 50,000 MPa or more, e.g., by the addition of a filler material or by the replacement of the encapsulation material KMC 180-7 (see Table 1) by an encapsulation material having such high elastic modulus. In this case, the warpage and the tensile stress are reduced (seeFIG. 9). However, a low value of Ron is still maintained or even lowered by virtue of the enhanced application of downward pressure on the upper main face12of the power semiconductor chip10as explained above.

The concept of using an encapsulation body50made of an encapsulation material having an elastic modulus of equal or greater than 50,000 MPa can be combined with all methods and measures mentioned herein in conjunction with other embodiments. In particular, a connecting layer17made of a brittle solder material such as, e.g., a solder material on the basis of AuSn could be used. A diffusion solder material, e.g., on the basis of AuSn can be used and may have a high elastic modulus of about 59,000 MPa (see Table 1).

By way of example, package P-SOT223-4 exemplified in Table 1 uses an encapsulation body50having a thickness of 1 mm over the carrier20, wherein the carrier20is a silver plated copper leadframe having a thickness of 250 μm. Employing an encapsulation body50made of an encapsulation material having an elastic modulus of equal or greater than 50,000 MPa considerably reduces the warpage of the package while simultaneously allowing for low values of Ron. Thus, the application of an encapsulation material having such high elastic modulus could help to limit the warpage while simultaneously improving (or at least not adversely affecting) the low Ron characteristic.

In some embodiments, see, e.g.,FIG. 5or6, a ratio of a distance Denc between an upper surface12of the power semiconductor chip10and an upper surface51of the encapsulation body50and a sum of the thickness Dchip of the power semiconductor chip10, the thickness Dpad of the second contact pad13, the thickness Dcon of the connecting layer17and the thickness Dcar of the electrically conducting carrier20is equal or greater than 3, i.e.,
Denc/(Dchip+Dpad+Dcon+Dcar)=3.  (2)

This ratio may even be equal or greater than 5, in particular 6, more in particular 7.

If condition (2) is satisfied, typically, a substantial amount of tensile stress is converted into compression (that is downward pressure) acting on the power semiconductor chip10. The beneficial effect of this conversion on Ron has already been explained in conjunction with the aforementioned embodiment. Different to the aforementioned embodiment, where the effect is mainly induced by the high elastic modulus of the encapsulation material, the effect is here mainly caused by geometrical design constraints according to condition (2), e.g., by a substantial thickness Denc of the encapsulation body50over the upper face12of the power semiconductor chip10. It is to be noted that in the art, the ratio defined in condition (2) is always considerably smaller than 3 to the best knowledge of the inventor.

Of course, both methods explained above to efficiently convert external tensile stress into external downward pressure can be combined, that is an encapsulation body50dimensioned to satisfy the condition (2) and made of an encapsulation material having a high elastic modulus (e.g. elastic modulus=50,000 MPa or more) can be used in combination.

In one embodiment of a method of manufacturing a semiconductor device, first, a vertical power semiconductor chip10having an epitaxial layer15and a bulk semiconductor layer16is provided. The power semiconductor chip10has a first contact pad11arranged on a first main face12of the power semiconductor chip10and a second contact pad13arranged on a second main face14of the power semiconductor chip10opposite to the first main face12.

Then, the vertical power semiconductor chip10is mounted on the electrically conducting carrier20which is thereby attached to the second contact pad13. As mentioned above, the distance between the electrically conducting carrier20and the epitaxial layer15may be less than 50 μm, and/or condition (1) may be satisfied.

Further, the power semiconductor chip10and, optionally, the carrier20may be embedded in an encapsulation material forming an encapsulation body50. Encapsulation may, e.g., be accomplished by a molding, dispensing or laminating technique.

The encapsulating material may have a low elastic modulus or may not satisfy condition (2). In these cases, the encapsulation material may not significantly affect or dominate the forces acting on the power semiconductor chip10. On the other hand, as mentioned above, the encapsulation material may have an elastic modulus of equal or greater than 50,000 MPa and/or condition (2) may be satisfied. In this case, the chip warpage is reduced and tensile stress is efficiently converted into downward chip pressure applied by the encapsulating body50on the epitaxial layer15of the power semiconductor chip10.