Plasma display panel including partition wall member

In the PDP, a discharge cell is formed in the vicinity of an intersection of a row electrode pair and a column electrode. The column electrode is formed in a different plane within a dielectric layer from that in which the row electrode pair is formed. Each of the discharge cells is surrounded and defined by a partition wall member, and divided by a second transverse wall into a display discharge cell for producing a sustain discharge and an addressing discharge cell for producing a reset discharge and an addressing discharge. The display discharge cell and the addressing discharge cell communicate by means of a clearance.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to a panel structure for surface-discharge-type AC plasma display panels.

The present application claims priority from Japanese Application No. 2003-137270, the disclosure of which is incorporated herein by reference.

2. Description of the Related Art

Surface-discharge-type AC plasma display panels (hereinafter referred to as “PDP”) have recently gained the spotlight as types of large-sized slim color display apparatuses and are becoming increasingly common in homes and the like.

Such known surface-discharge-type AC PDP includes a three-electrode reflection-type PDP.

The structure of the three-electrode reflection-type PDP is described here. The front glass substrate is placed opposite the back glass substrate with a discharge-gas-filled discharge space in between. On the inner surface of the front glass substrate, a plurality of row electrode pairs and a dielectric layer overlying the row electrode pairs are provided. Each of the row electrode pairs is constituted of paired row electrodes (discharge sustaining electrodes) extending in the row direction and arranged parallel to another row electrode pair to form a display line. On the inner surface of the back glass substrate, a plurality of column electrodes (addressing electrodes) extends in the column direction. Discharge cells (unit light emission areas) are provided at each of the intersections of the column electrode and the row electrode pair in the discharge space. Further red-, green-, and blue-colored phosphor layers are provided individually in each discharge cell.

For the generation of an image on the three-electrode reflection-type PDP, first, an addressing discharge is caused selectively between the column electrode and one row electrode in the row electrode pair to generate a wall charge on the dielectric layer overlying the row electrode pairs or alternatively to erase the wall charge accumulated thereon. As a result, the discharge cells having the wall charge generated on the dielectric layer (lighted cells) and the discharge cells having no wall charge (non-lighted cells) a redistributed over the panel surface in accordance with the received image signal. After that, in each lighted cell, a sustain discharge is produced between the row electrodes in each row electrode pair. By means of this sustain discharge, vacuum ultraviolet light is emitted from xenon included in the discharge gas, and excites each of the red-, green- and blue-colored phosphor layers formed in the individual lighted cells to emit visible light for the generation of the image in a matrix display.

The conventional three-electrode reflection type PDP as structured in this manner is described in Japanese Patent Laid-open Application No. 10-321145.

The conventional structure of the three-electrode reflection-type PDP as described above requires a complicated manufacturing process for forming the electrodes separately on the front glass substrate and the back glass substrate, and a high degree of accuracy of the positional relationship of the electrodes between the front glass substrate and the back glass substrate. Therefore, this conventional PDP has the problem of the entailing high manufacturing costs and a further increase in costs due to the large number of components formed on each substrate.

On this account, a PDP having the row electrodes and the column electrodes both formed on a single glass substrate has been proposed for the achievement of cost cutting and of a finer resolution of the image display.

In the proposed PDP, a glass substrate placed opposite another glass substrate having a phosphor layer formed thereon has the double-layer structure of the row electrode pairs and the column electrodes which extend in a direction at right angles to the row electrode pairs being formed with the dielectric layer in between.

FIG. 1is a front view showing the structure of a conventional PDP having the row electrode pairs and the column electrodes both formed on a single substrate.

InFIG. 1, on the inner surface of one of the substrates (not shown) of the PDP, row electrode pairs (X, Y) each constituted of the paired row electrodes X and Y extend in the row direction and are regularly arranged in plurality in the column direction. The row electrode pairs (X, Y) are covered with a first dielectric layer (not shown). On the inner surface of the first dielectric layer, bodies Da of a plurality of column electrodes D extend in the column direction and are arranged at regular intervals in the row direction. The bodies Da of the column electrodes D are covered with a second dielectric layer (not shown).

Each of the column electrodes D has discharge portions Db formed in the first dielectric layer, so that each of the discharge portions Db is flush with and opposite the row electrode X or Y of the row electrode pair (X, Y) to cause an addressing discharge in association therewith.

Discharge cells C are formed in each position opposite the area surrounded by the paired row electrodes X and Y and the two bodies Da of the adjacent column electrodes D, inside a discharge space defined between the two substrates.

Each of the row electrode pairs (X, Y) forms a display line L.

The foregoing surface-discharge-type AC PDP generates images as follows.

In a reset period, a reset discharge is produced simultaneously in each discharge cell C between one row electrode in the row electrode pair (X, Y) (in this case, the row electrode Y) and the discharge portion Db of the column electrode D. Then in the subsequent addressing period, an addressing discharge is produced selectively in the discharge cells C between the row electrode Y and the discharge portion Db of the column electrode D, whereby the lighted cells (the discharge cells C having wall charges generated on the dielectric layer) and the non-lighted cells (the discharge cells C having no wall charges generated on the dielectric layer) are distributed over the panel surface in accordance with the image to be displayed.

After the completion of the addressing period, a discharge-sustaining pulse is alternately applied, simultaneously in all the display lines L, to the row electrodes X and Yin each row electrode pair. Thereupon, due to the wall charges accumulated on the dielectric layer, a sustain discharge is produced between the row electrodes X and Y in each lighted cell with every application of the discharge-sustaining pulse.

As a result of the sustain discharge, ultraviolet light is generated from the discharge gas in each light cell, and excites each of the red (R), green (G) and blue (B) colored phosphor layers formed in the individual discharge cells C, to emit visible light for the generation of the images.

The conventional surface-discharge-type AC PDP structured as described hitherto has the following problems.

The reset discharge, the addressing discharge and the sustain discharge are all produced in the same discharge cell. Under these circumstances, the reset discharge and the addressing discharge excite the red (R), green (G) and blue (B) phosphor layers and therefore light emission from the phosphor is repeated. This light emission raises the brightness level when the display is black, which is a factor that lowers the light-dark contrast.

Further, the sustain discharge for visible light emission must be produced in the same discharge cell as that in which the reset discharge and addressing discharge preparatory to the light emission are produced. When the cell structure is designed, the necessity for compatibility between those discharges gives rise to considerable restrictions. This involves the problem of difficulties arising in providing the adequate discharge characteristics in any discharge.

In addition, in the conventional PDP, the addressing discharge produced in the same discharge cell C as that in which the sustain discharge is produced is affected by: the discharge characteristics varying among the individual phosphor materials of the colors of the phosphor layers formed in the respective discharge cells C; the change in discharge voltage traceable to the phosphor layers, for example, that is caused by variations in the layer thickness of the phosphor layers occurring when the phosphor layers are formed in the manufacturing process; and the like. For this reason, the conventional PDP has the problem of significant difficulties arising in providing equal addressing discharge characteristics in all the discharge cells C.

SUMMARY OF THE INVENTION

The present invention is essentially designed to solve the problems associated with the conventional surface-discharge-type AC plasma display panels as described hitherto.

It is, therefore, an object of the present invention to provide a plasma display panel having row electrode pairs and column electrodes formed on a single substrate, and capable of making the addressing discharge characteristics in all discharge cells uniform and improving the dark-light contrast.

To achieve this object, the plasma display panel according to the present invention comprises: a pair of substrates opposite each other with a discharge space in between; a plurality of row electrode pairs extending in a row direction and regularly arranged in a column direction on the rear-facing face of one substrate in the pair of substrates to respectively form display lines; a dielectric layer overlying the row electrode pairs; a plurality of column electrodes extending in the column direction and regularly arranged in the row direction within the dielectric layer, and formed in a different plane from that in which the row electrode pairs are formed within the dielectric layer; unit light-emission areas individually formed in the discharge space in the proximity of intersections of the row electrode pairs and the column electrodes; a partition wall member provided for individually surrounding and defining each of the unit light emission areas; and a dividing wall provided for further partitioning each of the unit light emission areas so defined into a first discharge area and a second discharge area. The first discharge area faces mutually opposing portions of the respective row electrodes constituting each row electrode pair and is provided for producing a discharge between the row electrodes concerned. The second discharge area faces a portion of each of the column electrodes opposing a portion of one row electrode in each row electrode pair and is provided for producing a discharge between the portion of the column electrode and the portion of the row electrode. The plasma display panel also comprises communicating elements each provided between the first discharge area and the second discharge area for communication from the second discharge area to the first discharge area.

In this plasma display panel, for the generation of an image, a reset discharge is caused, in each second discharge area facing the portion of the column electrode, between the portion of the column electrode and the portion of the row electrode in the row electrode pair formed on the same substrate as the column electrode is formed on. This reset discharge triggers the generation/erasure of a wall charge on/from the dielectric layer facing the first discharge area by way of the communicating element provided between the second discharge area and the first discharge area.

Next, an addressing discharge generated selectively between the portion of the column electrode and the portion of the row electrode in the row electrode pair is produced in the second discharge area facing the portion of the column electrode. Charged particles generated in the second discharge area by means of the addressing discharge flow into the first discharge area through the communicating element. Thus, the first discharge areas having a wall charge (lighted cells) and the first discharge areas having no wall charge (non-lighted cells) are distributed over the panel surface in accordance with the image to be generated.

Then, in each of the first discharge area having a wall charge (i.e. in each of the lighted cells), a sustain discharge for light emission for the generation of the image is produced between the mutually facing portions of the row electrodes constituting the row electrode pair.

With the foregoing plasma display panel, because the row electrode pairs and the column electrodes are formed on one of the pair of substrates facing each other with the discharge space in between, it is possible to simplify the manufacturing process to substantially reduce the manufacturing costs.

Because the reset discharge and the addressing discharge are caused in the second discharge area which is formed independently of the first discharge area which is provided for producing the sustain discharge for light emission for the generation of the image, it is possible to employ a configuration capable of preventing the emissions caused by the reset discharge and the addressing discharge from leaking toward the display screen of the panel for the prevention of a reduction in the dark-light contrast of the image.

Further, there is no need to provide a phosphor layer in the second discharge area in which the addressing discharge is produced. This makes it possible to avoid the effects of the phosphor layer on: the discharge characteristics varying among the individual phosphor materials of the colors of the phosphor layers; a change in discharge voltage caused by the phosphor layer, for example, caused by variations in the thickness of the phosphor layer occurring when the phosphor layer is formed in the manufacturing process; and the like. This ensures the uniformity of the addressing discharge characteristics in each second discharge area, to improve a margin in the addressing discharge.

Still further, the first discharge area is only required to produce the sustain discharge. For this reason, the limitations imposed on the structure of the first discharge area are decreased, resulting in the possibility of optimizing the structure of the first discharge area for the sustain discharge.

These and other objects and features of the present invention will become more apparent from the following detailed description with reference to the accompanying drawings.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments according to the present invention will be described below in detail with reference to the accompanying drawings.

FIG. 2toFIG. 6are diagrams illustrating a first embodiment of a plasma display panel (hereinafter referred to as “PDP”) according to the present invention:FIG. 2is a schematic front view of the PDP andFIGS. 3,4,5and6are sectional views respectively taken along the V1—V1line, the V2—V2line, the W1—W1line and the W2—W2line as shown inFIG. 2.

InFIG. 2toFIG. 6, a plurality of row electrode pairs (X1, Y1) each extending in the row direction of a front glass substrate1(i.e. the right-left direction inFIG. 2) are arranged parallel to each other on the rear-facing face of the front glass substrate1serving as the display screen.

The row electrode X1is composed of a black- or dark-colored bus electrode X1aformed of a metal film extending in the row direction of the front glass substrate1, and T-shaped transparent electrodes X1bformed of a transparent conductive film made of ITO or the like. The transparent electrodes X1bare lined up along the bus electrode X1aat regular intervals, and connected to the bus electrode X1aat the proximal ends (corresponding to the foot of the T shape) of thereof.

Likewise, the row electrode Y1is composed of a black- or dark-colored bus electrode Y1aformed of a metal film extending in the row direction of the front glass substrate1, and T-shaped transparent electrodes Y1bformed of a transparent conductive film made of ITO or the like. The transparent electrodes Y1bare lined up along the bus electrode Y1aat regular intervals, and connected to the bus electrode Y1aat the proximal ends (corresponding to the foot of the T shape) of thereof.

The row electrodes X1and Y1are arranged in alternate positions in the column direction of the front glass substrate1(i.e. the vertical direction inFIG. 2). The transparent electrodes X1band Y1bwhich are lined up along the corresponding bus electrodes X1aand Y1ain each row electrode pair at regular intervals extend in the direction toward its counterpart in the row electrode pair, such that the two distal widened-ends (corresponding to the head of the T shape) of the transparent electrodes X1band Y1bface each other with a discharge gap g having a required width in between.

Each of the row electrode pairs (X1, Y1) forms a display line L1of the panel. A required spacing, described later, is provided between the row electrodes X1and Y1positioned back to back in between the adjacent display lines L.

A first dielectric layer2is provided on the rear-facing face of the front glass substrate1so as to cover the row electrode pairs (X1, Y1).

On the rear-facing face of the first dielectric layer2, strip-shaped column-electrode bodies D1aeach forming part of a column electrode D1each extend in a direction at right angles to the bus electrodes X1a, Y1a(i.e. the column direction) and are arranged parallel to each other at regular intervals. Each of the column-electrode bodies D1ais positioned opposite to a strip extending through mid-positions between the transparent electrodes X1b, Y1bwhich are regularly spaced in the row direction along the corresponding bus electrodes X1a, Y1aof the row electrodes X1, Y1.

On the rear-facing face of the first dielectric layer2, further, bar-shaped column-electrode projections D1bforming part of the column electrode D1are formed integrally with each of the column-electrode bodies D1a, and each extend from a long side of the column-electrode body D1ain the row direction such that the leading end thereof is positioned opposite a mid-position of the spacing between the row electrodes X1and Y1which are positioned back to back in between the adjacent display lines L.

A second dielectric layer3is formed on the rear-facing face of the first dielectric layer2so as to cover the column-electrode bodies D1aand the column-electrode projections D1bof the column electrodes D1.

Strip-shaped first additional dielectric layers4project from the rear-facing face of the second dielectric layer3. Each of the additional dielectric layers4extends in the row direction along the bus electrodes X1a, Y1apositioned back to back in between the adjacent display lines L, in a position opposite to the back-to-back bus electrodes X1aand Y1aand the area between the bus electrodes X1aand Y1aconcerned.

The first additional dielectric layer4is constituted of a light absorption layer including a black- or dark-colored pigment.

A second additional dielectric layer5projects from the rear-facing face of each of the first additional dielectric layers4, and extends parallel to the bus electrode Y1aand the column-electrode body D1ain the portion of the rear-facing face of the first additional dielectric layer4opposite to the bus electrode X1aand to a portion of the column-electrode body D1abetween the bus electrodes X1aand Y1awhich are positioned back to back in between the adjacent display lines L1.

Further, an MgO made protective layer (not shown) is formed on the rear-facing faces of the second dielectric layer3, the first additional dielectric layers4and the second additional dielectric layers5.

The front glass substrate1is opposite to a back glass substrate6with a discharge space in between. A protective layer (dielectric layer)7is formed on the front-facing face (inner face) of the back glass substrate6. On the protective layer7, a partition wall member8is formed in a form as follows.

When viewed from the front glass substrate1, the partition wall member8is composed of first transverse walls8A, second transverse walls8B and vertical walls8C. Each of the first transverse walls8A extends opposite and parallel to the bus electrode X1aof each row electrode X1in the row direction. Each of the second transverse walls8B extends opposite and parallel to the bus electrode Y1aof each row electrode Y1in the row direction. Each of the vertical walls8C extends opposite and parallel to the column-electrode body D1aof each column electrode D1in the column electrode.

The height of each of the first transverse wall8A, second transverse wall8B and vertical wall8C is designed to be equal to a distance between the protective layer covering the rear-facing face of the second additional dielectric layer5and the protective layer7formed on the back glass substrate6.

With this design, the front-facing face (the upper face inFIG. 3) of the first transverse wall8A, and the front-facing face of the portion of the vertical wall8C extending between the adjacent display lines L1are in contact with the rear-facing face of the protective layer covering the second additional dielectric layer5. The second additional dielectric layer5is not formed between the second transverse wall8B and the first additional dielectric layer4, so that a clearance r1is formed between the front-facing face of the second transverse wall8B and the protective layer covering the first additional dielectric layer4(seeFIG. 3).

The first additional dielectric layer4and the second additional dielectric layer5are not similarly formed between the portion of the vertical wall8C extending between the row electrodes X1and Y1of each row electrode pair (X1, Y1) and the second dielectric layer3. Hence, a clearance r2is formed between the front-facing face of the vertical wall8C and the protective layer covering the second dielectric layer3(seeFIGS. 4 to 6).

The first transverse walls8A, second transverse walls8B and vertical walls8C of the partition wall member8partition the discharge space defined between the front and back glass substrates1and6into areas. In each of the partitioned areas, a display discharge cell C1facing the opposed transparent electrodes X1band Y1bpaired with each other is formed. Further, the discharge space corresponding to the strip-shaped area between the first transverse wall8A and the second transverse wall8B and also between the back-to-back bus electrodes X1aand Y1aof the adjacent row electrode pairs (X1, Y1) is partitioned by the vertical walls8C to form addressing discharge cells C2. As a result, the display discharge cells C1and the addressing discharge cells C2are arranged in alternate positions in the column direction.

The display discharge cell C1and the addressing discharge cell C2adjacent to each other on both sides of the second transverse wall8B communicate by means of the clearance r1formed between the front-facing face of the second transverse wall8B and the protective layer covering the first additional dielectric layer4.

In each display discharge cell C1, a phosphor layer9covers almost all five faces facing the discharge space, i.e. the face of the protective layer7and the side faces of the first transverse wall8A, second transverse wall8B, and vertical walls8C of the partition wall member8. The red (R), green (G) and blue (B) colors are individually applied to the phosphor layers9in such a manner so that the red, green and blue display discharge cells C1are arranged in order in the row direction.

In each addressing discharge cell C2, a high γ material layer10covers almost all five faces facing the discharge space, i.e. the face of the protective layer7and the side faces of the first transverse wall8A, second transverse wall8B and vertical walls8C of the partition wall member8. The high γ material layer10is formed of a high γ material of a relative dielectric constant ∈ equal to or higher than 50 (from 50 to 250).

The high ∈ materials used for the high γ material layer10include SrTiO3, for example.

The display discharge cells C1and the addressing discharge cells C2in the discharge space are filled with a xenon-including discharge gas.

The aforementioned PDP generates images as follows.

First, in a reset period, a reset pulse is applied to the row electrode Y1and the column electrode D1in each addressing discharge cell C2, in order to cause a reset discharge between the bus electrode Y1aof the row electrode Y1and the column-electrode projection D1bof the column electrode D1. This reset discharge triggers the generation of a wall charge on (or alternatively the erasure of the wall charge from) the first dielectric layer2and the second dielectric layer3facing the display discharge cell C1by way of the clearance r1.

In the subsequent addressing period, a scan pulse is sequentially applied to the row electrodes Y1, and a data pulse is applied selectively to the column electrodes D1in accordance with the image signal.

Thereupon, in the addressing discharge cell C2, an addressing discharge is generated between the bus electrode Y1aof the row electrode Y1receiving the application of the scan pulse, and the column-electrode projection D1bof the column electrode D1receiving the application of the data pulse and positioned opposite the bus electrode Y1aconcerned when viewed from the front glass substrate1.

At this point, with the formation of the high γ material layer10in the addressing discharge cell C2, the addressing discharge is started at a voltage lower than that when the high γ material layer10is not formed.

Then, charged particles generated by the addressing discharge in the addressing discharge cell C2flow through the clearance r1formed between the second transverse wall8B and the first additional dielectric layer4into the display discharge cell C1paired with the addressing discharge cell C2on both sides of the second transverse wall8B. Thereby, the wall charges accumulated on the portion of the first dielectric layer2and the second dielectric layer3opposite the display discharge cell C1are selectively erased therefrom (or alternatively wall charges are generated on the first dielectric layer2and the second dielectric layer3). As a result, lighted cells (the display discharge cells C1having the wall charges generated on the first dielectric layer2and the second dielectric layer3) and non-lighted cells (the display discharge cells C1having no wall charges generated on the first dielectric layer2and the second dielectric layer3) are distributed in all the display lines L1in accordance with the image to be generated.

In a sustaining emission period subsequent to the addressing period, a discharge-sustaining pulse is applied, simultaneously in all the display lines L1, alternately to the row electrodes X1and Y1in the row electrode pair (X1, Y1) Thereupon, in each lighted cell, a sustain discharge is produced between the transparent electrodes X1band Y1bfacing each other with every application of the discharge-sustaining pulse.

As a result of the sustain discharge, ultraviolet light is generated from xenon Xe in the discharge gas and excites each of the red (R), green (G) and blue (B) phosphor layers9facing the individual display discharge cells C1to allow the phosphor layers9to emit visible light for the generation of the image.

In the PDP in the first embodiment, by forming both the row electrode pairs (X1, Y1) and the column electrodes D1on the front glass substrate1, the distance between the bus electrode Y1aof the row electrode Y1and the column-electrode projection D1bbetween which the addressing discharge is generated is shortened. For this reason, the addressing discharge is caused at a low discharge-starting voltage.

Further, the PDP does not requires in the manufacturing process a high degree of accuracy of the alignment between the front glass substrate1and the back glass substrate6, the height of the wall partition wall member, and the like, leading to the simplification of the manufacturing process.

In the foregoing PDP, the addressing discharge cell C2for producing the reset discharge and the addressing discharge is separated from the display discharge cell C1for producing the sustain discharge. The black- or dark-colored first additional dielectric layer4is formed over the addressing discharge cell C2on the panel screen side of the addressing discharge cell C2. For the reasons, the light generated by the reset discharge and the addressing discharge in the addressing discharge cell C2is blocked by the first additional dielectric layer4to be prevented from leaking toward the front glass substrate1.

Accordingly the panel display surface is prevented from shining every time the reset discharge and the addressing discharge which are not a discharge for emitting light for the image generation are produced. Thereby, it is possible to prevent a decrease in light-dark contrast in the image caused by the reset discharge and the addressing discharge.

Further, because a phosphor layer is not provided in the addressing discharge cell C2in which the addressing discharge is produced, the phosphor layer has no effects on: the discharge characteristics varying among the individual phosphor materials of the colors of the phosphor layers; variations in discharge voltage caused by the phosphor layer, for example, by variations in the thickness of the phosphor layer occurring when the phosphor layer is formed in the manufacturing process; and the like. This ensures the uniformity of the addressing discharge characteristics in each addressing discharge cell C2, to improve a margin in the addressing discharge.

Still further, the display discharge cell C1is only required to produce the sustain discharge. For this reason, the limitations imposed on the structure of the display discharge cell are eliminated, resulting in the possibility of optimizing the structure of the display discharge cell C1for the sustain discharge.

FIG. 7toFIG. 11are diagrams illustrating a second embodiment of the PDP according to the present invention:FIG. 7is a schematic front view of the PDP andFIGS. 8,9,10and11are sectional views respectively taken along the V3—V3line, the V4—V4line, the W3—W3line and the W4—W4line as shown inFIG. 7.

InFIG. 7toFIG. 11, a plurality of row electrode pairs (X2, Y2) each extending in the row direction of a front glass substrate1(i.e. the right-left direction inFIG. 7) are arranged parallel to each other on the rear-facing face of the front glass substrate1serving as the display screen.

The row electrode X2is composed of a bus electrode X2aformed of a black- or dark-colored metal film extending in the row direction of the front glass substrate1, and T-shaped transparent electrodes X2bformed of a transparent conductive film made of ITO or the like. The transparent electrodes X2bare lined up along the bus electrode X2aat regular intervals, and connected to the bus electrode X2aat the leg portion X2b1of a small width thereof.

Likewise, the row electrode Y2is composed of a black- or dark-colored bus electrode Y2aformed of a metal film extending in the row direction of the front glass substrate1, and T-shaped transparent electrodes Y2bformed of a transparent conductive film made of ITO or the like. The transparent electrodes Y2bare lined up along the bus electrode Y2aat regular intervals, and connected to the bus electrode Y2aat the leg portion Y2b1of a small width thereof.

The small-width leg-portion Y2b1of each of the transparent electrodes Y2bof the row electrode Y2is greater in length than that of the small-width leg-portion X2b1of each transparent electrode X2bof the row electrode X2.

The row electrodes X2and Y2are arranged in alternate positions in the column direction of the front glass substrate1(i.e. the vertical direction inFIG. 7). The transparent electrodes X2band Y2bwhich are regularly spaced along the corresponding bus electrodes X2aand Y2ain each row electrode pair extend in the direction toward its counterpart in the row electrode pair, such that the two tops (of a large width) of the transparent electrodes X2band Y2bface each other with a discharge gap g having a required width in between.

A first dielectric layer12is provided on the rear-facing face of the front glass substrate1so as to cover the row electrode pairs (X2, Y2).

On the rear-facing face of the first dielectric layer12, strip-shaped column-electrode bodies D2aeach forming part of a column electrode D2each extend a direction at right angles to the bus electrodes X2a, Y2a(i.e. in the column direction) and are arranged parallel to each other at regular intervals. Each of the column-electrode bodies D2ais positioned opposite to a strip extending through mid-positions between the transparent electrodes X2b, Y2bwhich are regularly spaced in the row direction along the corresponding bus electrodes X2a, Y2aof the row electrodes X2, Y2.

On the rear-facing face of the first dielectric layer12, further, bar-shaped column-electrode projections D2bforming part of the column electrode D2are formed integrally with each of the column-electrode bodies D2a. Each of the column-electrode projections D2bextends from a long side of the column-electrode body D2ain the row direction along the long side of the bus electrode Y2afacing toward the row electrode X2paired therewith. The leading end of the column-electrode projection D2bintersects the leg portion Y2b1of the transparent electrode Y2bin the proximity of the connection portion of the bus electrode Y2ato the transparent electrode Y2bwhen viewed from the front substrate1.

A second dielectric layer13is formed on the rear-facing face of the first dielectric layer12so as to cover the column-electrode bodies D2aand the column-electrode projections D2bof the column electrodes D2.

Strip-shaped first additional dielectric layers4project from the rear-facing face of the second dielectric layer13. Each of the additional dielectric layer4extends in the row direction along the bus electrodes X2a, Y2apositioned back to back in between the adjacent display lines L1, in a position opposite to: the back-to-back bus electrodes X2aand Y2a; the column-electrode projections D2bextending along the bus electrode Y2a; and a strip area of a required width from the long side of the column-electrode projection D2bin the direction toward the large-width top of the transparent electrode Y2bintersecting the column-electrode projection D2bconcerned.

The first additional dielectric layer4is constituted of a light absorption layer including a black- or dark-colored pigment.

A second additional dielectric layer5projects from the rear-facing face of each of the first additional dielectric layers4. The second additional dielectric layer5is provided on the strip portion of the rear-facing face of the first additional dielectric layer4opposite the bus electrode X2a. Further, the second additional dielectric layer5is provided on the strip portion extending from one long side of the first additional dielectric layer4to the other long side in the column direction, that is, from a position opposite the bus electrode X2a, through a position opposite the bus electrode Y2apositioned back to back with the bus electrode X2aand in the adjacent display line, then through each of the column-dielectric bodies D2a, to the other long side of the first additional dielectric layer4.

Further, an MgO made protective layer (not shown) is formed on the rear-facing faces of the second dielectric layer13, the first additional dielectric layers4and the second additional dielectric layers5.

The front glass substrate1is opposite to a back glass substrate6with a discharge space in between. A protective layer (dielectric layer)7is formed on the front-facing face (inner face) of the back glass substrate6. On the protective layer7, a partition wall member8is formed in a form as follows.

When viewed from the front glass substrate1, the partition wall member8is composed of first transverse walls8A, second transverse walls8B and vertical walls8C. Each of the first transverse walls8A extends opposite and parallel to the bus electrode X2aof each row electrode X2in the row direction. Each of the second transverse walls8B extends in the row direction opposite the long side of the first additional dielectric layer4facing toward the large-width tops of the transparent electrodes Y2bof each row electrode Y2intersecting the column electrode projections D2b. Each of the vertical walls8C extends opposite and parallel to the column-electrode body D2aof each column electrode D2in the column direction.

The height of each of the first transverse wall8A, second transverse wall8B and vertical wall8C is designed to be equal to a distance (or length) between the protective layer covering the rear-facing face of the second additional dielectric layer5and the protective layer7formed on the back glass substrate6.

With this design, the front-facing face (the upper face inFIG. 8) of the first transverse wall8A, and the front-facing face of the portion of the vertical wall8C extending from the first transverse wall8A to the second transverse wall8B positioned close to the bus electrode Y2ain the adjacent display line L1are in contact with the rear-facing face of the protective layer covering the second additional dielectric layer5(seeFIGS. 8 and 9). The second additional dielectric layer5is not formed between the second transverse wall8B and the first additional dielectric layer4, so that a clearance r1is formed between the front-facing face of the second transverse wall8B and the protective layer covering the first additional dielectric layer4(seeFIG. 8).

The first additional dielectric layer4and the second additional dielectric layer5are not similarly formed between the second dielectric layer13and the portion of the vertical wall8C extending between the second transverse wall8B and the first transverse wall8A positioned close to the transparent electrode X2bpaired with the transparent electrode Y2bintersecting the second transverse wall8B concerned when viewed from the front glass substrate1.

Hence, a clearance r2is formed between the front-facing face of the vertical wall8C and the protective layer covering the second dielectric layer13(seeFIGS. 9 to 11).

The first transverse walls8A, second transverse walls8B and vertical walls8C of the partition wall member8partition the discharge space defined between the front and back glass substrates1and6into areas. In each of the partitioned areas, a display discharge cell C1facing the opposed transparent electrodes X2band Y2bpaired with each other is formed. Further, the vertical walls8C partitions the space corresponding to the strip-shaped area defined between the first transverse wall8A and the second transverse wall8B and facing the bus electrodes Y2aof the row electrode Y2and the column-electrode projections D2bof the column electrodes D2to from addressing discharge cells C2. As a result, the display discharge cells C1and the addressing discharge cells C2are arranged in alternate position in the column direction.

The display discharge cell C1and the addressing discharge cell C2adjacent to each other on both sides of the second transverse wall8B in the column direction communicate by means of the clearance r1formed between the front-facing face of the second transverse wall8B and the protective layer covering the first additional dielectric layer4.

In each display discharge cell C1, a phosphor layer9covers almost all five faces facing the discharge space, i.e. the face of the protective layer7and the side faces of the first transverse wall8A, second transverse wall8B, and vertical walls8C of the partition wall member8. The red (R), green (G) and blue (B) colors are individually applied to the phosphor layers9in such a manner so that the red, green and blue display discharge cells C1are arranged in order in the row direction.

In each addressing discharge cell C2, a high γ material layer10covers almost all five faces facing the discharge space, i.e. the face of the protective layer7and the side faces of the first transverse wall8A, second transverse wall8B and vertical walls8C of the partition wall member8. The high γ material layer10is formed of a high γ material of a relative dielectric constant ∈ equal to or higher than 50 (from 50 to 250).

The high ∈ materials used for the high γ material layer10include SrTiO3, for example.

The display discharge cells C1and the addressing discharge cells C2in the discharge space are filled with a xenon-including discharge gas.

The aforementioned PDP generates images as follows.

First, in a reset period, a reset pulse is applied to the row electrode Y2and the column electrode D2in each addressing discharge cell C2, in order to cause a reset discharge between the bus electrode Y2aand transparent electrode Y2bof the row electrode Y2and the column-electrode body D2aof the column electrode D2. This reset discharge triggers the generation of a wall charge on (or alternatively the entire erasure of the wall charge from) the first dielectric layer12and the second dielectric layer13facing the display discharge cell C1by way of the clearance r1.

In the subsequent addressing period, a scan pulse is sequentially applied to the row electrodes Y2, and a data pulse is applied selectively to the column electrodes D2in accordance with the image signal.

Thereupon, in the addressing discharge cell C2, an addressing discharge is generated between the bus electrode Y2aand transparent electrode Y2bof the row electrode Y2receiving the application of the scan pulse, and the column-electrode projection D2bof the column electrode D2receiving the application of the data pulse, the column-electrode projection D2bintersecting the transparent electrode Y2bwhen viewed from the front glass substrate1.

At this point, with the formation of the high γ material layer10in the addressing discharge cell C2, the addressing discharge is started at a voltage lower than that when the high γ material layer10is not formed.

Then, charged particles generated by the addressing discharge in the addressing discharge cell C2flow through the clearance r1formed between the second transverse wall8B and the first additional dielectric layer4into the display discharge cell C1paired with the addressing discharge cell C2concerned on both sides of the second transverse wall8B. Thereby, the wall charges accumulated on the portion of the first dielectric layer12and the second dielectric layer13opposite the display discharge cell C1are selectively erased therefrom (or alternatively wall charges are generated on the first dielectric layer12and the second dielectric layer13). As a result, lighted cells (the display discharge cells C1having the wall charges generated on the first dielectric layer12and the second dielectric layer13) and non-lighted cells (the display discharge cells C1having no wall charges generated on the first dielectric layer12and the second dielectric layer13) are distributed in all the display lines L1in accordance with the image to be generated.

In a sustaining emission period subsequent to the addressing period, a discharge-sustaining pulse is applied, simultaneously in all the display lines L1, alternately to the row electrodes X2and Y2in the row electrode pair (X2, Y2). Thereupon, in each lighted cell, a sustain discharge is produced between the transparent electrodes X2band Y2bfacing each other with every application of the discharge-sustaining pulse.

As a result of the sustain discharge, ultraviolet light is generated from xenon Xe in the discharge gas and excites each of the red (R), green (G) and blue (B) phosphor layers9facing the individual display discharge cells C1to allow the phosphor layers9to emit visible light for the generation of the image.

In the PDP in the second embodiment, as in the case of the first embodiment, by forming both the row electrode pairs (X2, Y2) and the column electrodes D2on the front glass substrate1, the distance between the bus electrode Y2aand transparent electrode Y2bof the row electrode Y2and the column-electrode projection D2bbetween which the addressing discharge is generated is shortened. For this reason, the addressing discharge is caused at a low discharge-starting voltage.

The PDP in the second embodiment, when compared to the first embodiment, a discharge starting voltage of the addressing discharge is further reduced because the column-electrode projection D2bis formed in a position intersecting the transparent electrode Y2bof the row electrode Y2.

Further, the PDP does not requires in the manufacturing process a high degree of accuracy of the alignment between the front glass substrate1and the back glass substrate6, the height of the wall partition wall member, and the like, leading to the simplification of the manufacturing process.

In the foregoing PDP, the addressing discharge cell C2for producing the reset discharge and the addressing discharge is separated from the display discharge cell C1for producing the sustain discharge. The black- or dark-colored first additional dielectric layer4is formed over the addressing discharge cell C2on the panel screen side of the addressing discharge cell C2. Hence, the light generated by the reset discharge and the addressing discharge in the addressing discharge cell C2is blocked by the first additional dielectric layer4to be prevented from leaking toward the front glass substrate1.

Accordingly the panel display surface is prevented from shining every time the reset discharge and the addressing discharge which are not a discharge for emitting light for the image generation are produced. Thereby, it is possible to prevent a decrease in light-dark contrast in the image due to the reset discharge and the addressing discharge.

Further, a phosphor layer is not provided in the addressing discharge cell C2in which the addressing discharge is produced. There is no effects of the phosphor layer on: the discharge characteristics varying among the individual phosphor materials of the colors of the phosphor layers; variations in discharge voltage caused by the phosphor layer, for example, by variations in the thickness of the phosphor layer occurring when the phosphor layer is formed in the manufacturing process; and the like. This ensures the uniformity of the addressing discharge characteristics in each addressing discharge cell C2, to improve a margin in the addressing discharge.

Still further, the display discharge cell C1is only required to produce the sustain discharge. For this reason, the limitations imposed on the structure of the display discharge cell are eliminated, resulting in the possibility of optimizing the structure of the display discharge cell C1for the sustain discharge.

FIG. 12toFIG. 16are diagrams illustrating a third embodiment of the PDP according to the present invention:FIG. 12is a schematic front view of the PDP andFIGS. 13,14,15and16are sectional views respectively taken along the V5—V5line, the V6—V6line, the W5—W5line and the W6—W6line as shown inFIG. 12.

InFIG. 12toFIG. 16, row electrodes X3and row electrodes Y3each extending in the row direction of a front glass substrate1(i.e. the right-left direction inFIG. 12) are regularly arranged in alternate positions at required intervals in the column direction on the rear-facing face of the front glass substrate1serving as the display screen.

The row electrode X3is composed of a bus electrode X3aformed of a black- or dark-colored metal film extending in the row direction of the front glass substrate1, and transparent electrodes X3bformed of a transparent conductive film made of ITO or the like. The transparent electrodes X3bare lined up along the bus electrode X3aat regular intervals. Each of the transparent electrodes X3bextends from both long sides of the bus electrode X3ain the column direction and is connected to the bus electrode X3aintersecting at right angles thereto.

Each of the transparent electrodes X3bis composed of a T-shaped first transparent electrode portion X3b1extending from the bus electrode X3aupward inFIG. 12, and a T-shaped second transparent electrode portion X3b2extending downward inFIG. 12.

In each transparent electrode X3b, the small-width leg of the first transparent electrode portion X3b1is longer in length than that of the second transparent electrode portion X3b2.

Likewise, the row electrode Y3is composed of a bus electrode Y3aformed of a black- or dark-colored metal film extending in the row direction of the front glass substrate1, and transparent electrodes Y3bformed of a transparent conductive film made of ITO or the like. The transparent electrodes Y3bare lined up along the bus electrode Y3aat regular intervals. Each of the transparent electrodes Y3bextends from both long sides of the bus electrode Y3ain the column direction and is connected to the bus electrode Y3aintersecting at right angles thereto.

Each of the transparent electrodes Y3bis composed of a T-shaped first transparent electrode portion Y3b1extending from the bus electrode Y3aupward inFIG. 12, and a T-shaped second transparent electrode portion Y3b2extending downward inFIG. 12.

In each transparent electrode Y3b, the small-width leg of the first transparent electrode portion Y3b1is longer in length than that of the second transparent electrode portion Y3b2.

Regarding the row electrodes X3and Y3, the top (of a large width) of the second transparent electrode portion X3b2and the top (of a large width) of the first transparent electrode portion Y3b1are positioned opposite to each other as a pair with a discharge gap g1in between. Likewise, the large-width top of the first transparent electrode portion X3b1and the large-width top of the second transparent electrode portion Y3b2are positioned opposite to each other as a pair with a discharge gap g1in between.

A row of the second transparent electrode portions X3b2and the first transparent electrode portions Y3b1facing each other as a pair forms each display line L2, and similarly a row of the first transparent electrode portions X3b1and the second transparent electrode portions Y3b2facing each other as a pair forms each display line L2.

A first dielectric layer22is provided on the rear-facing face of the front glass substrate1so as to cover the row electrode X3and Y3.

On the rear-facing face of the first dielectric layer22, strip-shaped column-electrode bodies D3aeach forming part of a column electrode D3each extend a direction at right angles to the bus electrodes X3a, Y3a(i.e. in the column direction) and are arranged parallel to each other at regular intervals. Each of the column-electrode bodies D3ais positioned opposite to a strip extending through mid-positions between the transparent electrodes X3b, Y3bwhich are regularly spaced in the row direction along the corresponding bus electrodes X3a, Y3aof the row electrodes X3, Y3.

When viewed from the front glass substrate1, each of the column electrodes D3has further bar-shaped column-electrode projections D3bformed integrally with the column-electrode body D3a. Each of the column-electrode projections D3bextends from a long side of the column-electrode body D3ain the row direction along and in the proximity of the upper long side (inFIG. 12) of each of the bus electrodes X3aand Y3a.

The leading end of the column-electrode projection D3bis positioned to intersect the first transparent electrode portion X3b1in the proximity of the connection portion of the bus electrode X3ato the leg of the first transparent electrode portion X3b1of the transparent electrode X3b, or to intersect the first transparent electrode portion Y3b1in the proximity of the connection portion of the bus electrode Y3ato the leg of the first transparent electrode portion Y3b1of the transparent electrode Y3b.

A second dielectric layer23is formed on the rear-facing face of the first dielectric layer22so as to cover the column-electrode bodies D3aand the column-electrode projections D3bof the column electrodes D3.

Strip-shaped first additional dielectric layers24extend in the row direction along the bus electrodes X3a, Y3aand project from the rear-facing face of the second dielectric layer23. The additional dielectric layer24is opposite to a strip area of a width ranging from a point at a required distance from the intersection between the first transparent electrode portion X3b1of the transparent electrode X3band the column-electrode projection D3btoward the top of the first transparent electrode portion X3b1, to a point at a required distance from the connection portion of the second transparent electrode portion X3b2with the bus electrode X3atoward the top of the second transparent electrode portion X3b2.

The first additional dielectric layer24is also opposite to a strip area of a width ranging from a point at a required distance from the intersection between the first transparent electrode portion Y3b1of the transparent electrode Y3band the column-electrode projection D3btoward the top of the first transparent electrode portion Y3b1, to a point at a required distance from the connection portion of the second transparent electrode portion Y3b2with the bus electrode Y3atoward the top of the second transparent electrode portion Y3b2.

The first additional dielectric layer24is constituted of a light absorption layer including a black- or dark-colored pigment.

A second additional dielectric layer25projects from the rear-facing face of each of the first additional dielectric layers24. The second additional dielectric layer25is provided on: a strip portion of the first additional dielectric layer24extending in the row direction opposite a strip area having a required width ranging from the intersection between the first transparent electrode portion X3b1of the transparent electrode X3band the column-electrode projection D3bto a some point positioned in the direction of the top of the first transparent electrode portion X3b1; and another strip portion thereof extending in the column direction opposite a portion of the column electrode body D3a, the portion ranging from the above strip area to a position at a required distance between a point corresponding to the connection portion of the second transparent electrode portion X3b2with the bus electrode X3aand a some point positioned in the direction of the top of the second transparent electrode portion X3b2.

The second additional dielectric layer25is also provided on: a strip portion of the first additional dielectric layer24extending in the row direction opposite a strip area having a required width ranging from the intersection between the first transparent electrode portion Y3b1of the transparent electrode Y3band the column-electrode projection D3bto a some point positioned in the direction of the top of the first transparent electrode portion Y3b1; and a strip portion of the same extending in the column direction opposite a portion of the column electrode body D3a, the portion ranging from the above strip area to a position at a required distance between a point corresponding to the connection portion of the second transparent electrode portion Y3b2with the bus electrode Y3aand a some point positioned in the direction of the top of the second transparent electrode portion Y3b2.

Further, an MgO made protective layer (not shown) is formed on the rear-facing faces of the second dielectric layer23, the first additional dielectric layers24and the second additional dielectric layers25.

The front glass substrate1is opposite to a back glass substrate6with a discharge space in between. A protective layer (dielectric layer)7is formed on the front-facing face (inner face) of the back glass substrate6. On the protective layer7, a partition wall member8is formed in a form as follows.

The partition wall member8is composed of first transverse walls8A, second transverse walls8B and vertical walls8C. The first transverse wall8A extends in the row direction opposite the strip-shaped portion of the second additional dielectric layer25extending in the row direction. The second transverse wall8B extends in the row direction opposite an area having a required width and including the vicinity of the connection portion of each second transparent electrode portion X3b2of the transparent electrode X3bwith the bus electrode X3a. The second transverse wall8B also extends in the row direction opposite an area having a required width and including the vicinity of the connection portion of each second transparent electrode portion Y3b2of the transparent electrode Y3bwith the bus electrode Y3a. The vertical wall8C is opposite and parallel to the column-electrode body D3aof each column electrode D3in the column direction.

The first transverse walls8A, second transverse walls8B and vertical walls8C of the partition wall member8partition the discharge space defined between the front and back glass substrates1and6into areas to form display discharge cells C1and addressing discharge cells C2arranged in alternate positions in the column direction with the first transverse wall8A or second transverse wall8B being interposed between the cells C1and C2.

The display discharge cell C1faces the second transparent electrode portion X3b2and the first transparent electrode portion Y3b1which are opposite each other as a pair, and another display discharge cell C1faces the second transparent electrode portion Y3b2and the first transparent electrode portion X3b1which are opposite each other as a pair.

The addressing discharge cell C2faces the bus electrode X3aof the row electrode X3and the column-electrode projection D3bof the column electrode D3, and another addressing discharge cell C2faces the bus electrode Y3aof the row electrode Y3and the column-electrode projection D3bof the column electrode D3.

The height of each of the first transverse wall8A, second transverse wall8B and vertical wall8C is designed to be equal to a distance (or length) between the protective layer covering the rear-facing face of the second additional dielectric layer25and the protective layer7formed on the back glass substrate6.

With this design, the front-facing face (the upper face inFIG. 13) of the first transverse wall8A and the front-facing face of the portion of the vertical wall8C which extends from the first transverse wall8A through the bus electrode X3aor bus electrode Y3ato the second transverse wall8B are in contact with the rear-facing face of the protective layer covering the second additional dielectric layer25(seeFIGS. 13 and 14). The second additional dielectric layer25is not formed between the second transverse wall8B and the first additional dielectric layer24, so that a clearance r1is formed between the front-facing face of the second transverse wall8B and the protective layer covering the first additional dielectric layer24(seeFIG. 13).

The first additional dielectric layer24and the second additional dielectric layer25is not formed between the second dielectric layer23and the portion of the vertical wall8C between the second transverse wall8B and the first transverse wall8A which are on opposite sides of the display discharge cell C1. Hence, a clearance r2is formed between the front-facing face of the above portion of the vertical wall8C and the protective layer covering the second dielectric layer23(seeFIGS. 14 to 16).

The display discharge cell C1and the addressing display cell C2adjacent to each other on both sides of the second transverse wall8B in the column direction communicate by means of the clearance r1.

In each display discharge cell C1, a phosphor layer9covers almost all five faces facing the discharge space, i.e. the face of the protective layer7and the side faces of the first transverse wall8A, second transverse wall8B, and vertical walls8C of the partition wall member8. The red (R), green (G) and blue (B) colors are individually applied to the phosphor layers9in such a manner so that the red, green and blue display discharge cells C1are arranged in order in the row direction.

In each addressing discharge cell C2, a high γ material layer10covers almost all five faces facing the discharge space, i.e. the face of the protective layer7and the side faces of the first transverse wall8A, second transverse wall8B and vertical walls8C of the partition wall member8. The high γ material layer10is formed of a high γ material of a relative dielectric constant ∈ equal to or higher than 50 (from 50 to 250).

The high ∈ materials used for the high γ material layer10include SrTiO3, for example.

The display discharge cells C1and the addressing discharge cells C2in the discharge space are filled with a xenon-including discharge gas.

The aforementioned PDP generates images as follows.

First, in a reset period, a reset pulse is applied to the row electrodes X3, Y3and the column electrode D3in each addressing discharge cell C2, in order to cause a reset discharge between the bus electrode X3aand first transparent electrode portion X3b1and the column-electrode projection D3bof the column electrode D3, and a reset discharge between the bus electrode Y3aand first transparent electrode portion Y3b1and the column-electrode projection D3bof the column electrode D3. This reset discharge triggers the generation of a wall charge on (or alternatively the erasure of the wall charge from) the portions of the first dielectric layer22and the second dielectric layer23facing the display discharge cell C1by way of the clearance r1.

In the subsequent addressing period, a scan pulse is sequentially applied to the row electrodes X3and Y3, and a data pulse is applied selectively to the column electrodes D3in accordance with the image signal.

Thereupon, in the addressing discharge cell C2, an addressing discharge is generated between the bus electrode X3aand first transparent electrode portion X3b1of the row electrode X3(or the bus electrode Y3aand first transparent electrode portion Y3b1of the row electrode Y3) receiving the application of the scan pulse, and the column-electrode projection D3bof the column electrode D3receiving the application of the data pulse.

At this point, with the formation of the high γ material layer10in the addressing discharge cell C2, the addressing discharge is started at a voltage lower than that when the high7material layer10is not formed.

Then, charged particles generated by the addressing discharge in the addressing discharge cell C2flow through the clearance r1formed between the second transverse wall8B and the first additional dielectric layer24into the display discharge cell C1paired with the addressing discharge cell C2on both sides of the second transverse wall8B. Thereby, the wall charges accumulated on the portion of the first dielectric layer22and the second dielectric layer23opposite the display discharge cell C1are selectively erased therefrom (or alternatively wall charges are generated on the first dielectric layer22and the second dielectric layer23).

As a result, lighted cells (the display discharge cells C1having the wall charges generated on the first dielectric layer22and the second dielectric layer23) and non-lighted cells (the display discharge cells C1having no wall charges generated on the first dielectric layer22and the second dielectric layer23) are distributed in all the display lines L2in accordance with the image to be generated.

In a sustaining emission period subsequent to the addressing period, a discharge-sustaining pulse is applied, simultaneously in all the display lines L2, alternately to the row electrodes X3and Y3. Thereupon, in each lighted cell, a sustain discharge is produced between the first transparent electrode portion X3b1and the second transparent electrode portion Y3b2facing each other as a pair, or between the second transparent electrode portion X3b2and the first transparent electrode portion Y3b1facing each other as a pair, with every application of the discharge-sustaining pulse.

As a result of the sustain discharge, ultraviolet light is generated from xenon Xe in the discharge gas and excites each of the red (R), green (G) and blue (B) phosphor layers9facing the individual display discharge cells C1to allow the phosphor layers9to emit visible light for the generation of the image.

In the PDP in the third embodiment, as in the case of the first embodiment, by forming both the row electrodes X3, Y3and the column electrodes D3on the front glass substrate1, the distance between the column electrode D3and the portions of the row electrodes X3and Y3which are used for producing the addressing discharge is generated is shortened. For this reason, the addressing discharge is caused at a low discharge-starting voltage.

The PDP in the third embodiment, when compared to the first embodiment, a discharge starting voltage of the addressing discharge is further reduced because the column-electrode projection D3bis formed in a position intersecting the transparent electrode X3bof the row electrode X3and the transparent electrode Y3bof the row electrode Y3.

Further, the PDP does not requires in the manufacturing process a high degree of accuracy of the alignment between the front glass substrate1and the back glass substrate6, the height of the wall partition wall member, and the like, leading to the simplification of the manufacturing process.

In the foregoing PDP, the addressing discharge cell C2for producing the reset discharge and the addressing discharge is separated from the display discharge cell C1for producing the sustain discharge. The black- or dark-colored first additional dielectric layer24is formed over the addressing discharge cell C2on the panel screen side of the addressing discharge cell C2. Hence, the light generated by the reset discharge and the addressing discharge in the addressing discharge cell C2is blocked by the first additional dielectric layer24to be prevented from leaking toward the front glass substrate1.

Accordingly the panel display surface is prevented from shining every time the reset discharge and the addressing discharge which are not a discharge for emitting light for the image generation are produced. Thereby, it is possible to prevent a decrease in light-dark contrast in the image due to the reset discharge and the addressing discharge.

Further, a phosphor layer is not provided in the addressing discharge cell C2in which the addressing discharge is produced. There is no effects of the phosphor layer on: the discharge characteristics varying among the individual phosphor materials of the colors of the phosphor layers; variations in discharge voltage caused by the phosphor layer, for example, by variations in the thickness of the phosphor layer occurring when the phosphor layer is formed in the manufacturing process; and the like. This ensures the uniformity of the addressing discharge characteristics in each addressing discharge cell C2, to improve a margin in the addressing discharge.

Still further, the display discharge cell C1is only required to produce the sustain discharge. For this reason, the limitations imposed on the structure of the display discharge cell are eliminated, resulting in the possibility of optimizing the structure of the display discharge cell C1for the sustain discharge.

In the foregoing embodiments, the high γ material layer is provided in the addressing discharge cell C2. However, instead of the high γ material layer, a secondary electron emissive layer (MgO layer) may be provided.

The formation of the secondary electron emissive layer (MgO layer) allows to ensure an adequate amount of charged particles for a supply from the addressing discharge cell C2to the display discharge cell C1.

The first, second and third embodiments have described a PDP based on the superior idea that: substrates in a pair face each other with a discharge space in between; a plurality of row electrode pairs extend in a row direction and are regularly arranged in a column direction on the rear-facing face of one substrate in the pair of substrates to respectively form display lines; a dielectric layer overlays the row electrode pairs; a plurality of column electrodes extend in the column direction and are regularly arranged in the row direction within the dielectric layer, and formed in a different plane from that in which the row electrode pairs are formed within the dielectric layer; unit light-emission areas are individually formed in the discharge space in the proximity of intersections of the row electrode pairs and the column electrodes; a partition wall member is provided for individually surrounding and defining each of the unit light emission areas; a dividing wall is provided for further partitioning each of the unit light emission areas so defined into a first discharge area and a second discharge area, the first discharge area faces mutually opposing portions of the respective row electrodes constituting each row electrode pair and is provided for producing a discharge between the row electrodes concerned, and the second discharge area faces a portion of each of the column electrodes opposing a portion of one row electrode in each row electrode pair and is provided for producing a discharge between the portion of the column electrode and the portion of the row electrode; and communicating elements are each provided between the first discharge area and the second discharge area for communication from the second discharge area to the first discharge area.

In the PDP structure based on this superior idea, for the generation of an image, a reset discharge is caused, in each second discharge area facing the portion of the column electrode, between the portion of the column electrode and the portion of the row electrode in the row electrode pair formed on the same substrate as the column electrode is formed on.

This reset discharge triggers the generation/erasure of a wall charge on/from the dielectric layer facing the first discharge area by way of the communicating element provided between the second discharge area and the first discharge area.

Next, an addressing discharge generated selectively between the portion of the column electrode and the portion of the row electrode in the row electrode pair is produced in the second discharge area facing the portion of the column electrode. Charged particles generated in the second discharge area by means of the addressing discharge flow into the first discharge area through the communicating element. Thus, the first discharge areas having a wall charge (lighted cells) and the first discharge areas having no wall charge (non-lighted cells) are distributed over the panel surface in accordance with the image to be generated.

Then, in each of the first discharge area having a wall charge (i.e. in each of the lighted cells), a sustain discharge for light emission for the generation of the image is produced between the mutually facing portions of the row electrodes constituting the row electrode pair.

With the foregoing PDP, because the row electrode pairs and the column electrodes are formed on one of the pair of substrates facing each other with the discharge space in between, it is possible to simplify the manufacturing process to substantially reduce the manufacturing costs.

Because the reset discharge and the addressing discharge are caused in the second discharge area which is formed independently of the first discharge area which is provided for producing the sustain discharge for light emission for the generation of the image, it is possible to employ a configuration capable of preventing the emissions caused by the reset discharge and the addressing discharge from leaking toward the display screen of the panel for the prevention of a reduction in the dark-light contrast of the image.

Further, there is no need to provide a phosphor layer in the second discharge area in which the addressing discharge is produced. This makes it possible to avoid the effects of the phosphor layer on: the discharge characteristics varying among the individual phosphor materials of the colors of the phosphor layers; a change in discharge voltage caused by the phosphor layer, for example, caused by variations in the thickness of the phosphor layer occurring when the phosphor layer is formed in the manufacturing process; and the like. This ensures the uniformity of the addressing discharge characteristics in each second discharge area, to improve a margin in the addressing discharge.

Still further, the first discharge area is only required to produce the sustain discharge. For this reason, the limitations imposed on the structure of the first discharge area are decreased, resulting in the possibility of optimizing the structure of the first discharge area for the sustain discharge.

The terms and description used herein are set forth by way of illustration only and are not meant as limitations. Those skilled in the art will recognize that numerous variations are possible within the spirit and scope of the invention as defined in the following claims.