Interfacial materials for use in semiconductor structures and related methods

A method of forming a semiconductor structure. The method comprises forming a high-k dielectric material, forming a continuous interfacial material over the high-k dielectric material, and forming a conductive material over the continuous interfacial material. Additional methods and semiconductor structures are also disclosed.

TECHNICAL FIELD

The present disclosure, in various embodiments, relates generally to semiconductor device design and fabrication. More particularly, the present disclosure relates to a semiconductor structure including a continuous interfacial material between a high-k dielectric material and a conductive material.

BACKGROUND

Various techniques are known in the art of forming a conductive material over a substrate during fabrication of devices in integrated circuitry. Such techniques include atomic layer deposition (ALD), chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), and other known deposition processes. ALD, CVD, PECVD, and other thin film deposition processes use volatile precursors to form conductive materials of a desired chemical composition on a substrate surface.

Often, the conductive material to be formed is a metal, metal oxide, or a metal nitride material. There may be several possible methods of forming such a material with a particular chemical composition on a substrate surface, however, each method may result in different physical or chemical properties of the as-deposited material. Varying deposition conditions, such as deposition temperature or precursors, may alter the capacitance, leakage current, resistance, or breakdown voltage of the as-deposited material. For instance, using a halogen-containing metal precursor, such as titanium tetrachloride (TiCl4), to form the conductive material may result in damage to underlying materials upon which the conductive material is formed. The halogen-containing metal precursor reacts with the underlying material, such as a high-k dielectric material, causing an interface between the conductive material and the underlying material to be damaged before the conductive material coalesces. For example, when forming a titanium nitride (TiN) material using TiCl4over a high-k dielectric material, the TiCl4may react with the high-k dielectric material and form a discontinuous (e.g., non-uniform) titanium oxide and titanium suboxide material between the high-k dielectric material and the TiN material. This discontinuous titanium oxide and titanium suboxide may cause increased leakage current through the dielectric material and may introduce localized micro roughness and state density at the interface between the conductive material and the underlying high-k dielectric material, leading to lower capacitance of a semiconductor device that includes the high-k dielectric material.

Despite these disadvantages, some of these halogen-containing metal precursors exhibit beneficial properties, such as high capacitance of the resulting stack structure. Various solutions have been attempted to overcome these problems including increasing the thickness of the underlying materials to effectively block leakage current, forming the conductive materials with organic precursors, or forming the conductive material at lower process temperatures. However, each of these solutions creates problems such as increased equivalent oxide thickness or a decrease in overall capacitance of the stack structure.

It would be desirable to form a conductive material to increase the overall device capacitance without damaging or etching underlying material or materials. It would also be desirable to form the conductive material using a halogen-containing metal precursor.

DETAILED DESCRIPTION

Methods of forming semiconductor structures having an interfacial material are disclosed, as are semiconductor structures including the interfacial material. The interfacial material may be formed at an interface between a conductive material and a high-k dielectric material of the semiconductor structure. The interfacial material may provide a barrier between the conductive material and the high-k dielectric material. The interfacial material forms a continuous material between the conductive material and the high-k dielectric material. The interfacial material may be formed conformally over the high-k dielectric material. As used herein, the term “continuous” means and includes a material that does not include openings or interruptions therein. The interfacial material is in substantial contact with an upper surface of the high-k dielectric material. Thus, no portions of the high-k dielectric material are exposed through the interfacial material. The interfacial material may be formed at a thickness sufficient to cover the high-k dielectric material yet provide minimal contribution to the overall thickness of the semiconductor structure. The interfacial material may protect underlying materials from undesired chemical reactions or etching during subsequent processing acts. The conductive material may function as an electrode of a capacitor or a high-k gate stack in a semiconductor device.

The methods disclosed improve overall device performance and quality by decreasing current leakage, increasing overall capacitance, and increasing device breakdown voltage of the semiconductor device including the interfacial material. The interfacial material may be sufficiently thin such that it exhibits properties substantially similar to those of the overlying conductive material, rather than those of the high-k dielectric material. The interfacial material may also increase the overall capacitance of the stack structure without substantially increasing the effective oxide thickness or the overall device thickness of the semiconductor structure. The interfacial material may act as a chemical reaction barrier between ALD or CVD metal precursors used to form the conductive material and the high-k dielectric material. The presence of the interfacial material may enable any materials formed above the interfacial material to be formed using halogen-containing metal precursors without damaging or reacting with the high-k dielectric material or any underlying substrate materials. The interfacial material may also enhance the work function and band offset of the conductive material relative to the high-k dielectric film, decreasing current leakage.

The following description provides specific details, such as material types, material thicknesses, and processing conditions in order to provide a thorough description of disclosed embodiments. However, a person of ordinary skill in the art will understand that the embodiments disclosed may be practiced without employing these specific details. Indeed, the disclosed embodiments may be practiced in conjunction with conventional fabrication techniques employed in the industry. In addition, the description provided herein does not form a complete process flow for manufacturing a semiconductor device. Only those process acts and structures necessary to understand the embodiments of the present disclosure are described in detail below. Additional acts to form a complete semiconductor device may be performed by conventional techniques.

The illustrations presented herein are not meant to be actual views of any particular systems, or semiconductor devices, but are merely idealized representations which are employed to describe embodiments of the present disclosure. Elements and features common between figures may retain the same numerical designation.

The structures and methods disclosed may be useful in the processing of any integrated circuit wherein a material may be formed or partially formed from a halogen-containing metal precursor. Particularly, the methods disclosed herein may be useful in any semiconductor device with a capacitor or high-k stack with a high-k dielectric material disposed between opposing electrodes. Although embodiments disclosed herein describe the use of a high-k dielectric material, other dielectric materials may be used, such as SiO2, or other dielectric materials known in the art. The methods disclosed may be useful in semiconductor devices with a gate stack overlying a substrate or doped substrate material. Such devices include, but are not limited to metal oxide semiconductor (MOS) devices, metal oxide semiconductor field effect transistors (MOSFETs), complementary metal-oxide semiconductor (CMOS) transistors, dynamic random access memory (DRAM) devices, semiconductor devices having a metal insulator metal (MIM) capacitor, NAND devices, resistive random access memory (RRAIVI), or any other semiconducting device with an interface between a dielectric material and a metal, metal nitride, or metal oxide, such as in a semiconducting device with a capacitor.

The disclosed methods and structures may be particularly useful in devices and applications where it is desired to prevent direct interactions between the high-k dielectric material and the conductive material without negatively affecting device performance. The disclosed methods and structures are particularly useful when formation of the conductive film would damage the high-k dielectric material by undesired chemical reactions or etching of the high-k dielectric material.

An embodiment of a semiconductor structure101including an interfacial material130is illustrated inFIG. 1. A stack structure100including the interfacial material130may be formed on a substrate110. The stack structure100includes a high-k dielectric material120, the interfacial material130, and a conductive material140. The stack structure100may include another conductive material (not shown), which may function as a bottom electrode, below the high-k dielectric material120. The interfacial material130may be disposed between the high-k dielectric material120and the conductive material140. Optionally, a capping material125may be formed over the high-k dielectric material120.

To form the semiconductor structure101, the substrate110may be positioned in a deposition chamber, such as an ALD chamber. The substrate110may be a conventional silicon substrate or other bulk substrate. As used herein, the term “bulk substrate” includes not only silicon wafers, but also silicon-on-insulator (“SOI”) substrates, silicon-on-sapphire (“SOS”) substrates, epitaxial layers of silicon on a base semiconductor foundation, and other semiconductor or optoelectronics materials, such as silicon-germanium, germanium, gallium arsenide, or indium phosphide.

The high-k dielectric material120may be formed over the substrate110. The high-k dielectric material120may be chosen based on desired properties of the semiconductor structure101, such as the dielectric constant, equivalent oxide thickness, etc. Non-limiting examples of suitable high-k dielectric materials120include, but are not limited to, hafnium oxide (HfyOx, such as, for example, HfO2), titanium oxide (TiyOx, such as, for example, TiO2), tantalum oxide (TayOx, such as, for example, Ta2O5), aluminum oxide (AlyOx, such as, for example, Al2O3), zirconium oxide (ZryOx, such as, for example, ZrO2), niobium oxide (NbyOx, such as, for example, NbO, NbO2, or Nb2O5), molybdenum oxide (MbyOx, such as, for example, MoO2or MoO3), ruthenium oxide (RuO2), strontium oxide (SryOx, such as, for example, SrO), barium oxide (BayOx, such as, for example, BaO), strontium titanium oxide (SrTiO3, also known as STO), magnesium oxide (MgyOx, such as, for example, MgO), or combinations thereof, wherein y is between one (1) and three (3) and x is between one (1) and seven (7). Other high-k dielectric materials known in the art may be utilized depending on the end use of the semiconductor device. In one embodiment, the high-k dielectric material120is HfO2or ZrO2. The high-k dielectric material120may be formed in a single deposition act, such as by ALD, CVD, or other deposition techniques known in the art. The high-k dielectric material120may be formed by conventional techniques, which are not described in detail herein.

Optionally, the capping material125may be formed over the high-k dielectric material120. If present, the capping material125may cover the upper surface of the high-k dielectric material120and seal off pores in the high-k dielectric material120to reduce leakage current. The capping material125may be a material that limits the amount of diffusion between the high-k dielectric material120and any other materials. The capping material125may be an aluminum oxide (AlOx), a silicon oxide (SiOx), chromium oxide (CryOx), or other suitable capping material as known in the art. The capping material125may be formed by conventional techniques, which are not described in detail herein.

With continued reference toFIG. 1, the interfacial material130may be formed over the capping material125, if present, or over the high-k dielectric material120. The interfacial material130may be in direct contact with the high-k dielectric material120or capping material125, if present. The material of the interfacial material130may be selected based on the conductive material140to be formed over the interfacial material130. The material of the interfacial material130may be selected such that subsequently formed materials do not react with the high-k dielectric material120or any underlying materials. The interfacial material130may be formed of a metal oxide, such as an oxide or suboxide of titanium, tantalum, tungsten, molybdenum, niobium, or combinations thereof. In one embodiment, the interfacial material130is a titanium oxide. By utilizing combinations of different metal oxides, such as a combination of titanium oxide and tantalum oxide, the work function or band gap of the interfacial material130may be tailored as described in more detail below. The electrical properties of the interfacial material130relative to the conductive material140may be altered by adjusting the oxygen content of the interfacial material130. A lower oxygen content in the interfacial material130may desirably increase the conductance of the interfacial material130. By way of non-limiting example, an interfacial material130formed from a titanium suboxide (such as, for example, TiO) may produce a more conductive material than an interfacial material130formed from TiO2.

The interfacial material130may be formed at a thickness sufficient to substantially cover the entire surface of the high-k dielectric material120or the capping material125, if present. Thus, the interfacial material130may be substantially continuous over the surface of the high-k dielectric material120or the capping material125, if present. The interfacial material130may be substantially uniform in thickness. However, the thickness of the interfacial material130may not substantially contribute to the overall thickness of the semiconductor structure101. If the thickness of the interfacial material130is too great, an increase in the capacitance of the stack structure100may not be observed. The thickness of the interfacial material130may range from about a single monolayer to about 20 Angstroms (Å) as long as the resulting interfacial material130is continuous over the surface of the high-k dielectric material120or the capping material125, if present. The interfacial material130may have a thickness ranging from approximately 1 Å to approximately 20 Å, such as from approximately 1 Å to approximately 5 Å, from approximately 5 Å to approximately 10 Å, or from approximately 10 Å to approximately 20 Å. Interfacial material130thicknesses below approximately 1 Å are also contemplated. The interfacial material130may be formed by conventional techniques, which are not described in detail herein, as long as the desired thickness is achieved. For instance, the interfacial material130may be formed by ALD, CVD, or other suitable process. However, the interfacial material130is not formed by techniques that consume or damage the underlying high-k dielectric material120. The interfacial material130may be formed in a manner such that the interface between the interfacial material130and the high-k dielectric material120and the interface between the interfacial material130and the conductive material140are substantially continuous and abrupt. Without being bound by any particular theory, it is believed that forming the interfacial material130as a thin, uniform, continuous material, enables the interfacial material130to exhibit electrical properties more similar to those of the conductive material140than those of the high-k dielectric material120. By way of non-limiting example, the interfacial material130is formed such that the interface between the interfacial material130and the high-k dielectric material120or the conductive material140is continuous. A discontinuous interface may result by forming the interfacial material130by chemical reactions between a high-k dielectric material120and a conductive material140, such as during an annealing process, or any process where oxygen, or any other material, from the high-k dielectric material120migrates towards the conductive material140, causing micro roughness at the interface between the materials. The presence of the interfacial material130, particularly an interfacial material130formed by ALD, prevents such diffusion and micro roughness at the interface between the interfacial material130and the high-k dielectric material120or the conductive material140.

In one embodiment, an ALD process may be used to form the interfacial material130. The desired thickness of the interfacial material130may be achieved by performing between about one ALD deposition cycle and about eight ALD deposition cycles, such as between about one ALD deposition cycle and about four ALD deposition cycles, between about one ALD deposition cycle and about three ALD deposition cycles, or between about two ALD deposition cycles and about three ALD deposition cycles. The ALD process may be formed using an organometallic metal precursor of the interfacial material130, rather than a halogen-containing metal precursor or any precursor that may react with or damage the high-k dielectric material120or other underlying materials. By way of non-limiting example, by using organometallic precursors that lack halogen atoms, reactions with and etching of the high-k dielectric material120may be prevented or substantially eliminated during formation of the interfacial material130. By way of non-limiting example, the interfacial material130may be formed using an organometallic precursor including, but not limited to, tetrakis(dimethylamido)titanium (TDMAT), methylcyclopentadienyl tris(dimethylamino) titanium (TIMCTA), bis(diethylamido)-bis(dimethylamido)titanium, tetrakis(diethylamido)titanium, tetrakis(ethylmethylamido)titanium, titanium tert-butoxide, bis(tert-butylamido)bis(dimethylamido)tungsten, tungsten hexacarbonyl (W(CO)6), niobium ethoxide, tert-butylamido-tris-(diethylamido)-niobium (TBTDEN), other niobium containing precursors (such as Nabal, commercially available from Air Liquide), molybdenum hexacarbonyl, pentakis(dimethylamido)tantalum, and tris(diethylamido)(tert-butylimido)tantalum. In one embodiment, the organometallic precursor is TDMAT or TIMCTA. Non-limiting examples of oxidizers that may be used with the organometallic precursors include at least one of H2O, O3, O2, H2O2, NO, N2O, NO2, SO, or SO2.

With continued reference toFIG. 1, the conductive material140may be formed over the interfacial material130. The conductive material140may be formed by conventional techniques, which are not described in detail herein. Since the interfacial material130is configured to prevent metal precursors (such as halogen-containing metal precursors) from reacting with the high-k dielectric material120, the conductive material140may be formed using precursors that would otherwise damage or react with the high-k dielectric material120(such as halogen-containing metal precursors). The interfacial material130may function as a barrier, preventing species from diffusing between the conductive material140and the high-k dielectric material120. For example, the interfacial material130may be selected such that chemical reactions between the interfacial material130and the precursor of the conductive material140is not thermodynamically favorable at a temperature at which the conductive material140is formed. By way of non-limiting example, the interfacial material130may protect the underlying high-k dielectric material120from chemical reaction and etching during formation of a TiN conductive material, such as a top electrode formed from TiN using a TiCl4precursor. In addition, due to the presence of the interfacial material130over the high-k dielectric material120, the conductive material140may be formed at an elevated temperature, such as at a temperature of greater than or equal to approximately 350° C.

The conductive material140may be selected, in combination with the interfacial material130, depending on the desired electrical properties of the semiconductor structure101. The conductive material140may be a metal nitride such as TiN, tantalum nitride (TaN), molybdenum nitride (MoN), tungsten nitride (WN, W2N, WN2), or niobium nitride (NbN). The conductive material140may be formed using a halogen-containing metal precursor, such as TiCl4, TiBr4, TaCl5, TaBr5, TaF5, NbCl5, NbF5, WF6, WCl6, MoCl5, MoF5, and other halogen-containing metal precursors. In one embodiment, the metal of the conductive material140is selected to be the same as the metal of the interfacial material130. For example, if the conductive material140is a nitride of titanium, tantalum, tungsten, molybdenum, or niobium, the interfacial material130is an oxide of the same metal, e.g., an oxide of titanium, tantalum, tungsten, molybdenum, or niobium, respectively. In one embodiment, the conductive material140is TiN and the interfacial material130is an oxide of titanium.

By selecting the metal of the interfacial material130and of the conductive material140to be the same, the band gap and the work function of the conductive material140and the interfacial material130may be tailored to one another. Without being bound by any particular theory, it is believed that matching the work function of the interfacial material130to the work function of the conductive material140causes the interfacial material130to behave in a similar manner (e.g., have similar properties) to the conductive material140. Since the work function of a material may change depending on the material it is in contact with, it is believed that matching the respective work functions of the interfacial material130and the conductive material140helps to reduce the leakage current in the semiconductor structure101. Without being bound by any particular theory, it is believed that due to the thickness of the interfacial material130, the band gap of the interfacial material130may be lower than the band gap of the same material having a greater thickness. Thus, it is believed that by forming an ultra thin interfacial material130adjacent to the conductive material140, the band gap of the conductive material140is not significantly altered. By way of non-limiting example, if the conductive material140of a capacitor is formed from TiN, an interfacial material130formed from TiOx(such as, for example, TiO2) results in an increased capacitance of the stack structure100and reduced leakage current between the conductive material140and the high-k dielectric material120. The TiOxinterfacial material130, thus, behaves more like the TiN than the high-k dielectric material120of the stack structure100. In one embodiment, an interfacial material130with a higher work function than the conductive material140decreases the leakage current between the conductive material140and the high-k dielectric material120. Although in some embodiments the metal of the interfacial material130and the metal of the conductive material140are selected to be the same metal, in other embodiments, the metal of the interfacial material130may be a different metal than the metal of the conductive material140and may be selected to have a similar or higher work function than that of the conductive material140.

The interfacial material130may also be subjected to surface treatment processes, such as plasma, ultraviolet, decoupled plasma oxidation (DPO), decoupled plasma nitridation (DPN), or annealing processes in various environments to achieve the desired band gap and the work function of the material. Wet or dry chemical treatments may also be used to achieve the desired band gap and the work function of the interfacial material130.

In one embodiment, the conductive material140may function as a top electrode of the gate stack or capacitor in a DRAM, MOSFET, CMOS, MIM, or other semiconductor device. In such applications, the stack structure100may exhibit a high capacitance. To form the conductive material140in a stack structure100with a high capacitance, the conductive material140may be formed using a halogen-containing metal precursor at an elevated temperature, such as at a temperature of greater than or equal to approximately 350° C. The conductive material140may be formed by CVD, ALD, or other conventional techniques at a temperature between about 350° C. and about 750° C. The halogen-containing precursor may be used to form the conductive material140without damaging the high-k dielectric material120because the interfacial material130prevents the halogen-containing metal precursor from contacting the high-k dielectric material120or the substrate110. In one embodiment, a TiN conductive material140is formed from TiCl4and NH3precursors at a deposition temperature of approximately 550° C. This high formation temperature results in a TiN top electrode of stack structure100exhibiting a substantially higher capacitance than a TiN top electrode formed at a lower deposition temperature or formed with a metal precursor other than TiCl4. The resulting stack structure100has a higher capacitance and minimal current leakage between the conductive material140and the high-k dielectric material120.

The interfacial material130may be formed such that the interface between the interfacial material130and the conductive material140and the interface between the interfacial material130and the high-k dielectric material120is substantially abrupt. The conductive material140may be substantially free of the interfacial material130and the high-k dielectric material120, the interfacial material130may be substantially free of the conductive material140and the high-k dielectric material120, and the high-k dielectric material120may be substantially free of the interfacial material130and the conductive material140. Thus, a gradient may not exist between the interfacial material130and the high-k dielectric material120or between the interfacial material130and the conductive material140. It is believed that this abrupt interface between the conductive material140and the interfacial material130may reduce or prevent leakage current by preventing tunneling from the conductive material140to the high-k dielectric material120. Forming the interfacial material130by ALD may be an effective method of creating the abrupt interface between the high-k dielectric material120and the conductive material140. It is believed that using an organometallic precursor, which does not react with the high-k dielectric material120or the bulk substrate110, creates a smooth heterojunction between the high-k dielectric material120and the conductive material140. This prevents the formation of undesired metal oxides and suboxides dispersed non-uniformly throughout the high-k dielectric material120and the conductive material140.

The material used as the interfacial material130may be selected to tailor the electrical properties of the stack structure100, such as a stack used in a capacitor. The electrostatic potential of the semiconductor structure101including the interfacial material130may be tailored by forming one or more interfacial materials130between the conductive material140and the high-k dielectric material120. The work function of the interfacial material130may be tailored to match or be higher than the work function of the conductive material140, decreasing leakage current of the semiconductor structure101. The interfacial material130thus may serve multiple functions by both reducing undesired chemical reactions during formation of the conductive material140, and improving the electrical properties of the semiconductor structure101including the interfacial material130.

It has been found that contacting a metal nitride conductive material with a thin metal oxide interfacial material130where the metal oxide and the metal nitride include the same metal improves the electrical properties of a stack structure100that includes the metal nitride and the metal oxide. The presence of the interfacial material130may alter the band offset of the conductive material140relative to the high-k dielectric material120. If the band offset at the heterojunction between the high-k dielectric material120and the conductive material140is increased, the leakage current may be decreased. By way of non-limiting example, forming an interfacial material130of TiOx(such as, for example, TiO2) between a ZrOx(such as, for example, ZrO2) high-k dielectric material120and a TiN conductive material140may provide a higher band gap offset than a structure where the TiN conductive material140is in direct contact with the ZrOxhigh-k dielectric material120. Thus, the presence of the TiOxinterfacial material130may reduce leakage current between the TiN conductive material140and the ZrOxhigh-k dielectric material120.

Conventionally, the presence of a metal oxide material between a metal nitride and a high-k dielectric material has been undesired and has been reported to cause a decrease in the capacitance of a capacitor. Surprisingly, however, when the interfacial material130is formed by embodiments of the present disclosure, the overall capacitance of the stack structure100is increased. Without being bound by any particular theory, it is believed that matching the work function of the interfacial material130with the work function of the conductive material140causes the interfacial material130and the conductive material140to function as a single material having similar properties. In one embodiment, the capacitance of a stack structure100is increased by approximately 5% by forming a TiyOx(such as, for example, TiO2) interfacial material130between a high-k dielectric material120and the TiN top electrode.

Disclosed is a method of forming a semiconductor structure. The method comprises forming a high-k dielectric material, forming a continuous interfacial material over the high-k dielectric material, and forming a conductive material over the continuous interfacial material.

Also disclosed is a method of forming a semiconductor structure that comprises forming an interfacial material between a high-k dielectric material and a conductive material. The interfacial material is in contact with an entire upper surface of the high-k dielectric material.

Also disclosed is a semiconductor structure comprising a conductive material, a high-k dielectric material, and a continuous interfacial material between the conductive material and the high-k dielectric material.

The interfacial material may be utilized in various semiconductor devices, such as in a CMOS, MIM, or DRAM device. The presence of the interfacial material may increase device performance by increasing the capacitance, reducing leakage current and tunneling, and increasing the breakdown voltage of the device.

Disclosed is a capacitor comprising a high-k dielectric material over a bottom electrode, a top electrode comprising a metal nitride over the high-k dielectric material, and a continuous metal oxide material between the high-k dielectric material and the top electrode.

Also disclosed is a method of forming a capacitor comprising forming a high-k dielectric material over a bottom electrode, forming an interfacial material in direct contact with the high-k dielectric material, and forming a top electrode over the interfacial material. The interfacial material comprises the same metal as a metal of the top electrode.

As shown inFIG. 2, a MIM device201including an interfacial material230, a conductive material240, and a high-k dielectric material220may be formed. The interfacial material230, conductive material240, and high-k dielectric material220are substantially as described above for interfacial material130, conductive material140, and high-k dielectric material120and may be formed substantially as described above in regard toFIG. 1. The high-k dielectric material220may be disposed over a substrate210. It will be understood that there may be other materials (not shown) disposed between the substrate210and the high-k dielectric material220. For example, there may be an optional capping material (not shown) between the high-k dielectric material220and the substrate210. By forming the MIM device201with the interfacial material230, the overall electrical performance of the MIM device201may be improved. The capacitance may be improved, leakage may be decreased, and the breakdown voltage may be increased. The MIM device201has a higher capacitance and less current leakage than a MIM device without such an interfacial material230.

As shown inFIG. 3, a DRAM device301including an interfacial material330, a conductive material340as a top electrode, and a high-k dielectric material320may be formed. The DRAM device301includes a capacitor structure300. The DRAM device301includes a plurality of memory cells formed on a substrate310. The memory cells include a well316, drain regions318, source regions322, and gate stacks326formed on the substrate310according to conventional semiconductor processing techniques, which are not described in detail herein. The gate stacks326may include a gate oxide region334, a conductive gate region336, spacers338, and a cap332. A first insulating material342may be formed over the gate stacks326having bit contacts344and first capacitor contacts346formed therein. The bit contacts344may be in electrical communication with the source regions322and the first capacitor contacts346may be in electrical communication with the drain regions318. A second insulating material304may be formed over the first insulating material342and the bit contacts344and second capacitor contacts348may be formed in the insulating material304. The capacitor structures300are formed in electrical communication with the second capacitor contacts348. The capacitor structures300include a bottom electrode315, the high-k dielectric material320, the interfacial material330, and the conductive material340. The interfacial material330, conductive material340, and high-k dielectric material320may be substantially as described above for interfacial material130, conductive material140, and high-k dielectric material120and may be formed substantially as described above in regard toFIG. 1.

The following example serves to explain embodiments of the present disclosure in more detail. The example is not to be construed as being exhaustive or exclusive as to the scope of the present disclosure.

EXAMPLE

A capacitor of a MIM device (similar toFIG. 2) having an interfacial material230was formed on a silicon substrate210. A bottom electrode215was formed over the substrate210. A zirconium oxide high-k dielectric material220was formed over the bottom electrode215. An interfacial material230of TiO2was formed by ALD over the ZrO2high-k dielectric material220. The TiO2was formed using TIMCTA as the organometallic precursor and at least one of H2O or O3precursors. A smooth and continuous interface was achieved between the TiO2interfacial material230and the ZrO2high-k dielectric material220. A TiN metal electrode240was formed over the TiO2interfacial material230. The TiN was deposited by performing three ALD cycles with TiCl4and NH3precursors at a deposition temperature of approximately 550° C.

The resulting MIM capacitor exhibited improved physical and electrical properties. Surprisingly, the capacitor formed in this example showed an increase in capacitance when compared to a similar capacitor lacking a TiO2interfacial material230. Additionally, the capacitance of the top TiN metal electrode240increased by approximately 5% per cell when compared to a similar gate stack without a TiO2interfacial material230. The gate stack with the TiO2interfacial material230exhibited a reduced leakage current between the TiN metal electrode and ZrO2high-k dielectric material220. Finally, the breakdown voltage of the gate stack formed with the interfacial material230exhibited a higher breakdown voltage than the gate stack without the TiO2interfacial material230.

While the present disclosure may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, the present disclosure is not intended to be limited to the particular forms disclosed. Rather, the present disclosure encompasses all modifications, equivalents, variations, and alternatives falling within the scope of the present disclosure as defined by the following appended claims and their legal equivalents.