Queue management for direct memory access

A direct memory access (DMA) engine may be responsible to enable and control DMA data flow within a computing system. The DMA engine moves blocks of data, associated with descriptors in a plurality of queues, from a source to a destination memory location or address, autonomously from control by a computer system's processor. Based on analysis of the data blocks linked to the descriptors in the queues, the DMA engine and its associated DMA fragmenter ensure that data blocks stored linked to descriptors in the queues do not remain idle for an exorbitant period of time. The DMA fragmenter may divide large data blocks into smaller data blocks to ensure that the processing of large data blocks does not preclude the timely processing of smaller data blocks associated with one or more descriptors in the queues. The data blocks stored may be two-dimensional data blocks.

BACKGROUND

An important operational aspect of a computer or of a computer system is the need to transfer data to and from the memory of the computer. However, if the computer's processor is used to perform the task of transferring data to and from the computer's memory, then the processor is unable to perform other functions. When a computer is supporting high speed devices that have significant memory needs, the processor bears a heavy load if the processor is required to copy data word by word to and from the computer's memory system for those devices. As a result, using the processor to transfer data in this manner can consume precious processing time.

Real time multimedia applications are becoming increasingly important. These multimedia applications may require extremely fast processing speeds, and data transfer speeds, such as many thousands of megabits of data per second. While some processing systems employ a single processor to achieve fast processing speeds, others are implemented utilizing multiprocessor architectures. In multiprocessor systems, a plurality of sub processors can operate in parallel (or at least in concert) to achieve desired processing results.

In recent years, there has been an insatiable desire for faster computer processing data throughputs because cutting edge computer applications are becoming more and more complex, and are placing ever increasing demands on processing systems. Graphics applications are among those that place the highest demands on a processing system because they require such vast numbers of data accesses, data computations, and data manipulations in relatively short periods of time to achieve desirable results.

A solution to the need for faster computer processing data throughputs is direct memory access (DMA). DMA techniques may be employed where the computer architecture allows data to be sent directly between a source device and a destination device without involving any processor(s) in the data transfer. The architecture usually includes a controller that receives data transfer commands from the device(s) of the system to cause the transfer of data. A conventional DMA command may specify a data block size, an address within the system memory from/to which data is to be transferred, and a start address of the device to/from which data is to be transferred. In this manner, data may be rapidly transmitted between a specified device and a specified memory without burdening a microprocessor.

Conventional DMA techniques may perform processing on a plurality of queues. In one example, a first queue may include descriptors identifying DMA data that is to be moved from a source device to a destination device, and a second queue may include DMA instruction descriptors that pertain to instruction or command data. In some implementations, a size of the data processed by the descriptors in the first queue is greater than a size of the instruction data processed by the descriptors in the second queue. Therefore, in some circumstances, DMA techniques may initiate processing DMA data based on one or more descriptors in the first queue while pausing processing of the instruction data associated with the descriptors in the second queue. However, the second queue may have to be paused for an exorbitant period of time to allow DMA techniques to complete the processing of data associated with the descriptors in the first queue. Forcing the second queue to remain idle while the first queue is processed may diminish the data transfer efficiency of conventional DMA techniques.

SUMMARY

Techniques described herein provide for efficient arbitration of direct memory access (DMA) queues. In some implementations, a computing device or computing system may implement a plurality of queues. Each of the plurality of queues may include instructions, such as descriptors, for processing data. In some implementations, a first of the plurality of queues relates to and includes instructions for processing data that is larger than data that is to be processed in accordance with instructions in a second of the plurality of queues.

The techniques described herein may implement a DMA engine that interfaces with the DMA queues. The DMA engine may employ a DMA data arbiter and a DMA fragmenter. The DMA data arbiter may be functional to regulate data that is processed in accordance with instructions in the first queue and the second queue. Furthermore, the DMA data arbiter may be functional to regulate data that is processed in accordance with instructions of other queues of the plurality of queues. The data instructions included in the plurality of queues may be referred to as descriptors.

The DMA data arbiter may be responsible to ensure the timely processing of data that is processed according to the descriptors of the first queue and the second queue. In some implementations, the first queue includes DMA descriptors and the second queue operation descriptors. The operation descriptors may pertain to data that is smaller and in some cases significantly smaller than the data that is linked to the DMA descriptors.

As indicated, in some implementations, the data processed in accordance with descriptors of the first queue may be larger than the data processed in accordance with the descriptors of the second queue. The DMA fragmenter functions to ensure that large data processed in accordance with the descriptors of the first queue does not “starve” the second queue or otherwise cause the second queue to fail to timely process data in accordance with the descriptors therein.

Specifically, the DMA fragmenter is functional to analyze the size of the data being processed in accordance with the descriptors of the first queue. Based on the analysis performed by the DMA fragmenter, the DMA fragmenter may split or divide the data for processing in accordance with the descriptors of the first queue. Specifically, the DMA fragmenter may divide the data linked to the descriptors of the first queue into a plurality of smaller data. This enables the DMA fragmenter to allow processing of data linked to the descriptors of the second queue, in between allowing processing the divided data that was derived from larger data. Accordingly, by splitting or dividing the data linked to the descriptors of the first queue, the DMA fragmenter is able to ensure that the second queue is not starved of time to process data linked to the descriptors thereof.

In general, the DMA engine may be responsible to enable and control DMA data flow within a computing system. In some implementations, the DMA engine moves blocks of data, in accordance with descriptors of a plurality of queues, from a source memory address to a destination memory address, autonomously from control by a computer system's processor. Based on analysis of the descriptors stored in the queues, the DMA engine and its associated DMA data arbiter and DMA fragmenter ensure that data blocks linked to descriptors in the queues do not remain idle for an exorbitant period of time. Specifically, as described, the DMA fragmenter may divide large data blocks into smaller data blocks to ensure that the processing of large data blocks does not preclude the timely processing of smaller data blocks identified by descriptors of one or more of the queues. In some implementations, the data blocks identified by the descriptors in the queues are two-dimensional data blocks. Such two-dimensional data blocks may have an X dimension in bytes and a Y dimension in bytes. In other implementations, the data blocks identified by the descriptors in the queues are three-dimensional data blocks. In general, the implementations described herein may operate on data blocks having any dimension type. In some implementations, the Y dimension is identified as a row value, where each row in the Y dimension comprises a plurality of bytes.

The techniques presented herein provide advantageous computer architecture and data management schemes that can improve the use of local memory and transfer efficiency, which result in a net benefit in terms of processing speed and power consumption.

It should be appreciated that, although described in relation to a system, the above-described subject matter may also be implemented as a computer-controlled apparatus, a computer process, a computing system, or as an article of manufacture such as a computer-readable medium and/or dedicated chipset. These and various other features will be apparent from a reading of the following Detailed Description and a review of the associated drawings. This Summary is provided to introduce a selection of concepts in a simplified form that are further described below in the Detailed Description.

DETAILED DESCRIPTION

Techniques described herein provide for efficient arbitration of direct memory access (DMA) queues. In some implementations, a computing device or computing system may implement a plurality of queues. Each of the plurality of queues may include instructions, such as descriptors, for processing data. In some implementations, a first of the plurality of queues relates to and includes instructions for processing data that is larger than data that is to be processed in accordance with instructions in a second of the plurality of queues.

The techniques described herein may implement a DMA engine that interfaces with the DMA queues. The DMA engine may employ a DMA data arbiter and a DMA fragmenter. The DMA data arbiter may be functional to regulate data that is processed in accordance with instructions in the first queue and the second queue. Furthermore, the DMA data arbiter may be functional to regulate data that is processed in accordance with instructions of other queues of the plurality of queues. The data instructions included in the plurality of queues may be referred to as descriptors.

The DMA data arbiter may be responsible to ensure the timely processing of data that is processed according to the descriptors of the first queue and the second queue. In some implementations, the first queue includes DMA descriptors and the second queue operation descriptors. The operation descriptors may pertain to data that is smaller and in some cases significantly smaller than the data that is linked to the DMA descriptors.

As indicated, in some implementations, the data processed in accordance with descriptors of the first queue may be larger than the data processed in accordance with the descriptors of the second queue. The DMA fragmenter functions to ensure that large data processed in accordance with the descriptors of the first queue does not “starve” the second queue or otherwise cause the second queue to fail to timely process data in accordance with the descriptors therein.

Specifically, the DMA fragmenter is functional to analyze the size of the data being processed in accordance with the descriptors of the first queue. Based on the analysis performed by the DMA fragmenter, the DMA fragmenter may split or divide the data for processing in accordance with the descriptors of the first queue. Specifically, the DMA fragmenter may divide the data linked to the descriptors of the first queue into a plurality of smaller data. This enables the DMA fragmenter to allow processing of data linked to the descriptors of the second queue, in between allowing processing the divided data that was derived from larger data. Accordingly, by splitting or dividing the data linked to the descriptors of the first queue, the DMA fragmenter is able to ensure that the second queue is not starved of time to process data linked to the descriptors thereof.

In general, the DMA engine may be responsible to enable and control DMA data flow within a computing system. In some implementations, the DMA engine moves blocks of data, in accordance with descriptors of a plurality of queues, from a source memory address to a destination memory address, autonomously from control by a computer system's processor. Based on analysis of the descriptors stored in the queues, the DMA engine and its associated DMA data arbiter and DMA fragmenter ensure that data blocks linked to descriptors in the queues do not remain idle for an exorbitant period of time. Specifically, as described, the DMA fragmenter may divide large data blocks into smaller data blocks to ensure that the processing of large data blocks does not preclude the timely processing of smaller data blocks identified by descriptors of one or more of the queues. In some implementations, the data blocks identified by the descriptors in the queues are two-dimensional data blocks. Such two-dimensional data blocks may have an X dimension in bytes and a Y dimension in bytes. In other implementations, the data blocks identified by the descriptors in the queues are three-dimensional data blocks. In general, the implementations described herein may operate on data blocks having any dimension type. In some implementations, the Y dimension is identified as a row value, where each row in the Y dimension comprises a plurality of bytes.

In some implementations, the DMA engine and its associated DMA data arbiter and DMA fragmenter manage a plurality of queues. The DMA engine and its associated DMA data arbiter and DMA fragmenter may comprise at least one processor; and at least one memory in communication with the at least one processor, the at least one memory having computer readable instructions stored thereupon that, when executed by the at least one processor, cause the at least one processor to: determine a data block is ready for transfer based on a descriptor in a first queue; analyze the descriptor in the first queue to determine at least one property associated with a dimension of the data block; and compare the at least one property associated with the dimension of the data block to a data threshold. When the at least one property associated with the dimension of the data block is greater than the data threshold, fragment the data block to generate at least a plurality of fragmented data blocks from the data block and send at least one of the plurality of fragmented data blocks to a destination memory location, and when the at least one property associated with the dimension of the data block is less than the data threshold, send the data block to the destination memory location unfragmented.

In some implementations, the DMA engine and its associated DMA data arbiter and DMA fragmenter manage a plurality of queues. The DMA engine and its associated DMA data arbiter and DMA fragmenter may comprise at least one processor; and at least one memory in communication with the at least one processor, the at least one memory having computer readable instructions stored thereupon that, when executed by the at least one processor, cause the at least one processor to: determine a data block is ready for transfer based on a descriptor in a first queue; analyze the descriptor in the first queue to determine at least one property associated with a dimension of the data block; and compare the at least one property associated with the dimension of the data block to a dynamically determined or dynamically calculated data threshold. When the at least one property associated with the dimension of the data block is greater than the data threshold, fragment the data block to generate at least a plurality of fragmented data blocks from the data block and send at least one of the plurality of fragmented data blocks to a destination memory location, and when the at least one property associated with the dimension of the data block is less than the data threshold, send the data block to the destination memory location unfragmented.

Furthermore, in some implementations, the DMA engine and its associated DMA data arbiter and DMA fragmenter may comprise at least one processor; and at least one memory in communication with the at least one processor, the at least one memory having computer-readable instructions stored thereupon that, when executed by the at least one processor, cause the at least one processor to: determine a data block is ready for transfer based on a descriptor in a first queue; determine a duration to transfer the data block to a destination memory location; and compare the duration to transfer the data block to the destination memory location to a transfer duration threshold: when the duration to transfer the data block to a destination memory location is greater than or equal to the transfer duration threshold, fragment the data block to generate at least a plurality of fragmented data blocks from the data block and send at least one of the plurality of fragmented data blocks to the destination memory location, and when the duration to transfer the data block to a destination memory location is less than the transfer duration threshold, send the data block to the destination memory location unfragmented.

In some implementations, the DMA engine, DMA fragmenter, DMA data arbiter and the plurality of queues are associated with a neural network (NN) and/or Deep Neural Network (DNN) environment. An exemplary DNN environment can comprise one or more processors (e.g., computer processing units—CPUs), a memory controller, a high bandwidth fabric (e.g., data bus passing data and/or data elements between an exemplary DNN module and the cooperating components of a DNN environment), iterator controller, operation controller, and a DNN module. In the illustrative implementation, the exemplary DNN module can comprise an exemplary DNN state controller, a descriptor list controller (DLC), dMA (DDMA), DMA Streaming Activations (DSA), operation controller, load controller, and store controller.

In artificial neural networks, a neuron is the base unit used to model a biological neuron in the brain. The model of an artificial neuron can include the inner product of an input vector with a weight vector added to a bias, with a non-linearity applied. Comparatively, a neuron, in an exemplary DNN module, is closely mapped to an artificial neuron.

Illustratively, the DNN module can be considered a superscalar processor. Operatively, it can dispatch one or more instructions to multiple execution units called neurons. The execution units can be “simultaneous dispatch simultaneous complete” where each execution unit is synchronized with all of the others. A DNN module can be classified as a SIMD (single instruction stream, multiple data stream) architecture.

FIG. 1illustrates an exemplary system100in which a DMA engine102interoperates with one or more processors104through a fabric106, such as an interconnect. In some embodiments, there may be multiple DMA engines102. The fabric106generally operates at a chip level, but may include interconnects among processors, caches, memory, peripheral components (e.g., PCIe—Peripheral Component Interconnect Express), or the like, and may be implemented within a single chip in some cases, or may support connectivity among multiple chips in others. The fabric106is not limited to a specific protocol or topology, and may include, by way of example and without any limitation, a bus, point-to-point, circuit-switched, crossbar, packet-based, or network-on-a-chip arrangements, or combinations thereof.

The system100is typically implemented in hardware using various integrated circuits in system-on-chip (SoC) or embedded system architectures. For example, the system100(including the DMA engine100and its associated constituent components) may be implemented using one or more field programmable gate arrays (FPGAs) having configurable logic blocks (CLBs) that are arranged to enable the system100to perform its as-designed functions. Each CLB typically includes a configurable input switching matrix, selection circuitry such as a multiplexer (mux), and flip-flop (i.e., latch) circuits. The fabric106may also support connectivity to various memory devices108and system interfaces110. The system interfaces110may couple devices112to the fabric106. Therefore, the fabric106, via the system interfaces110in some implementations, couples the devices112to devices and elements associated with the system100.

In some implementations, the DMA engine102services and manages the memory or data requirements of the devices112. Each of the devices112may be a hardware device or a software module or combination thereof. Moreover, each of the devices112may include memory and/or storage. As indicated, the devices112interface with the DMA engine102through the fabric106and the system interfaces110. The system interfaces110and the fabric106allow the DMA engine102to service the data requirements of the devices112, while providing sufficient response time and bandwidth for the devices112. In some implementations, the DMA engine102provides for servicing and managing the memory or data requirements of the devices112, without the need to utilize the processor104. Specifically, the DMA engine102may accept data requests, either a read or write operation associated with the memory devices108, from the devices112and memory associated therewith. Such data requests may apply to the interaction between the DMA engine102and the devices112or to the interaction between the DMA engine102and the memory devices108. In some implementations, the memory devices108include main memory, other memory, and/or storage associated with the system100, internal or external storage devices associated with the system100, and so forth.

In some nonlimiting implementations, the system100is a NN or DNN. Therefore, in some implementations, at least the DMA engine102is arranged in the NN or DNN.

FIG. 2illustrates a block diagram of the DMA engine102. The DMA engine102moves blocks of data from a source memory to a destination memory, such as from a source memory address to a destination memory address, autonomously from control by the processor104. For example, the DMA engine102may move blocks of data from a first of the memory devices108to a second of the memory devices108. In another implementation, the DMA engine102may interface with a device112to facilitate moving one or more data blocks to and from the memory devices108.

A given data transfer may be configured using a descriptor(s)202that generally includes the source memory address, destination memory address, control parameters, and other information in some cases, for a data block for transfer. In some implementations, each of the descriptors202includes the parameters X dimension and Y dimension for a data block for transfer. Furthermore, stride control parameters may be included with the descriptors202. In some implementations, the X dimension and Y dimension parameters are byte values. Specifically, the X dimension parameter defines the number of bytes in the X dimension and the Y dimension parameter defines the number of bytes in the Y dimension of a data block. The size of the data block and the total payload of the data block may be calculated by multiplying the X dimension parameter by the Y dimension parameter. In some implementations, the Y dimension parameter is a row value. The row value may define the number of rows in a data block for transfer. Each of the one or more rows in the data block for transfer may comprise one or more bytes.

In some implementations, the descriptors202may identify two-dimensional data blocks that are to be moved from a source memory location to a destination memory location.FIG. 2illustrates an exemplary two-dimensional data block220, which may be moved from a source memory location to a destination memory location via the fabric106and the elements of DMA engine102.

The descriptors202may be stored in a plurality of queues Q1-Qn. In some implementations, the descriptors202stored in the queue Q1are DMA data descriptors that identify DMA data blocks that may vary in size. For example, a first of the descriptors202may identify the dimensions 64B×64B (X dimension×Y dimension) associated with a two-dimensional data block, which translates to 4 kB. Descriptors202identifying differently sized data blocks may also be in the queue Q1. In some implementations, the descriptors200may identify the dimensions 64B×64 rows (X dimension×Y dimension) associated with a two-dimensional data block, which also translates to 4 kB.

The descriptors202stored in the queue Q2may be operation descriptors. Such operation descriptors may identify data blocks that are smaller or considerably smaller than the data blocks identified or linked to the descriptors202stored in the queue Q1. In some implementations, one or more of the descriptors202stored in the queue Q2may be identified as a 128B×1B two-dimensional data block, which translates to 128B. In some implementations, the queues Q1-Qn are first in first out (FIFO) queues. Furthermore, in some implementations, the DMA engine102processes the descriptors202as they leave their respective queues Q1-Qn and are under the control of a DMA data arbiter204. Furthermore, a DMA fragmenter224may be employed by the DMA engine102. The function of the DMA data arbiter204and the DMA fragmenter224are described in additional detail in the following.

Under control of the DMA data arbiter204, data blocks identified by the descriptors202may be passed to load and store pipelines206and208respectively, which include respectively command pipe210and212and data pipes214and216. Furthermore, the DMA engine102can perform data realignment through the data pipes to allow reads and writes that are independent of byte offset on a page of memory.

The DMA fragmenter224may comprise at least one threshold value222. In some implementations, the DMA fragmenter224may comprise a plurality of threshold values222. A primary function of the DMA fragmenter224is to ensure that the processing of descriptors202associated with a single queue (e.g., queue Q1) does not delay or stymie the processing of descriptors202in other queues (e.g., queues Q2-Qn). Use of the at least one threshold value222helps to ensure that a single queue or a plurality of queues in the DMA engine102do not dominate other queues in the DMA engine102.

In some implementations, the at least one threshold value222is a data threshold, such as a byte value threshold. The DMA fragmenter224may use the byte value threshold to determine if a data block220associated with a descriptor202from one of the queues Q1-Qn is to be fragmented into a plurality of data blocks. If the DMA fragmenter224fragments, for example, the data block220associated with a descriptor202for the queue Q1, a plurality of fragmented data blocks will be provided. This allows the DMA data arbiter204to process data blocks220associated with descriptors202from another queue, such as the queue Q2, in between each of the fragmented data blocks derived from the unfragmented data block associated with the descriptor202from the queue Q1. In some implementations, the DMA fragmenter224may cause the generation of fragmented data blocks associated with a plurality of the queues Q1-Qn. For example, the DMA fragmenter224may cause the generation of fragmented data blocks associated with Q1and the generation of fragmented data blocks associated with Q2, and so forth. The DMA fragmenter224may arbitrate when the fragmented data blocks associated with the plurality of queues Q1-Qn are sent to the destination memory.

FIG. 3illustrates the exemplary two-dimensional data block220prior to being fragmented by the DMA fragmenter224and subsequent to a fragment process initiated by the DMA fragmenter224, based on the at least one threshold value222(FIG. 2). In one exemplary implementation, the at least one threshold value222is used by the DMA fragmenter224to divide the exemplary two-dimensional data block220into fragmented data blocks (e.g., fragments1-3). This enables the DMA fragmenter224to insert data blocks associated with one or more descriptors202from one or more of the queues Q2-Qn between fragment1and fragment2, and between fragment2and fragment3. Therefore, the process of fragmenting data blocks, in some implementations large data blocks from queue Q1, advantageously prevents one or more descriptors202associated with the queue Q1from dominating or starving queues Q2-Qn.

In some implementations, the DMA fragmenter224will fragment data blocks based on one or more of the following conditions: where the X and Y dimensions are provided in a descriptor202being processed by the DMA fragmenter224, and where the data block payload size may be obtained from calculating the product of the X and Y dimensions of the data block220linked to the descriptor202:1. (Y dimension=1 row of bytes) AND (the threshold value222(in bytes) <X dimension));2. (Y dimension >1 row of bytes) AND (the threshold value222(in bytes) <data block payload (in bytes)) AND (the X dimension ≤threshold value222(in bytes)).

Furthermore, in some implementations, the X dimension is equal to X dimension identified in a descriptor202prior to being processed by the DMA fragmenter224, assuming the condition of the Y dimension being greater than one. Furthermore, in some implementations, and X dimension of one or more fragmented blocks will be equal to the threshold value222when the Y dimension is equal to one. However, a last fragmented block in a series of fragmented blocks may have an X dimension that is less than the threshold value222. In addition, in some implementations, when the Y dimension identified in a descriptor202prior to being processed by the DMA fragmenter224is equal to one, then fragmented blocks of generated by the DMA fragmenter224will each have a Y dimension equal to one.

In some implementations, fragmentation may disabled. For example, the one or more DMA engines102may be configured to no longer fragment data blocks associated with the descriptors202. The fragmentation may be disabled in hardware and/or software.

In some implementations, fragmentation may be disabled based on the following provided conditions. For example, the DMA fragmenter224may be configured to disable fragmentation based on one or more of the following conditions: where the X and Y dimensions are provided in a descriptor202being processed by the DMA engine102, and where the data block payload size may be obtained from calculating the product of the X and Y dimensions of the data block220linked to the descriptor202:1. (Y dimension >1 row of bytes) AND (the threshold value222(in bytes) <X dimension));2. Threshold value222>the data block payload size;3. (Y dimension=1 row of bytes) AND (the X dimension <threshold value222(in bytes)).

In some implementations, the at least one threshold value222is dynamically determined based on one or more transfer functions that receives one or more inputs. The one or more inputs may be associated with one or more functionalities of the system100. For example, the transfer function may receive one or more bandwidth allocation values associated with the fabric106, one or more contention values associated with fabric106, one or more quality of service values related to the system100, one or more duration values in time that may be associated with one or more queues, and/or one or more fabric bandwidth capacity values associated with the fabric106. In some implementations, the at least one threshold value222uses one or more of the indicated exemplary inputs to dynamically calculate or determine the at least one threshold value222.

The one or more transfer functions may be implemented by the DMA fragmenter224. Furthermore, the DMA fragmenter224may receive the one or more indicated exemplary inputs to dynamically calculate or determine the at least one threshold value222. The one or more indicated exemplary inputs may be provided by one or more sensors associated with the system100and/or the DMA engine102. For example, the system100and/or the DMA engine100to may implement one or more sensors to monitor a current bandwidth and contention associated with the fabric106.

In some implementations, the at least one threshold value222is a transfer duration threshold, or the transfer duration threshold is in addition to the data threshold described in the foregoing. The transfer duration threshold may be expressed as a time value, such as in milliseconds or the like. The DMA fragmenter224may use the transfer duration threshold to determine if a data block220associated with a descriptor202from one of the queues Q1-Qn is to be fragmented into a plurality of data blocks. Specifically, the DMA fragmenter224may estimate or calculate the duration of time that will be required to transfer the data block220associated with the descriptor202from a source memory location to a destination memory location. That is, the DMA fragmenter224may calculate a payload size of the data block220associated with the descriptor202to determine a duration needed to transfer the data block from the source memory location to the destination memory location. The DMA fragmenter224may calculate or estimate the duration needed to transfer the data block based on the technology particulars of the system100(e.g., the type of fabric106, system interfaces110, and/or memory devices106). The DMA fragmenter224may fragment the data block220, similar to that illustrated inFIG. 3, when the estimated or calculated duration to transfer the data block220exceeds the transfer duration threshold.

The following are a number of example DMA data transfer scenarios provided in accordance with the two conditions provided in the foregoing. In some implementations, a data block220may have an X dimension in bytes, and the data threshold222is a byte value threshold. When the X dimension in bytes is less than or equal to the byte value threshold222, the DMA engine102fragments the data block to generate at least the plurality of fragmented data blocks (e.g., fragments1-3) from the data block220and sends the at least one of the plurality of fragmented data blocks to a destination memory location. In some implementations, the DMA engine102fragments the data block to generate at least the plurality of fragmented data blocks from the data block220, and the DMA engine102sends all of the plurality of fragmented data blocks generated from the data block222one or more destination memory locations. Furthermore, in some implementations, a byte value sum of the plurality of fragmented data blocks does not exceed the byte value threshold222.

Furthermore, in some implementations, the data block220has a Y dimension in bytes, either expressed as a byte value or a row value. When the X dimension in bytes is less than or equal to the byte value threshold222, the data block220in the Y dimension is fragmented to generate the plurality of fragmented data blocks (e.g., fragments1-3), each of the plurality of fragmented data blocks having a Y dimension that is smaller than the Y dimension of the data block220.

In some implementations, the data block220has a Y dimension in bytes, either expressed as a byte value or in row value. When the X dimension in bytes is less than or equal to the byte value threshold222and the Y dimension is greater than one row, the data block220in the Y dimension is fragmented to generate the plurality of fragmented data blocks (e.g., fragments1-3), each of the plurality of fragmented data blocks having a Y dimension that is smaller than the Y dimension of the data block220.

In some implementations, the data block220has a Y dimension in bytes, either expressed as a byte value or row value. When the Y dimension is greater than one row, the data block220is fragmented to generate at least the plurality of fragmented data blocks (e.g., fragments1-3) from the data block220and sends the at least one of the plurality of fragmented data blocks to the destination memory location.

In some implementations, the data block220has an X dimension in bytes and a Y dimension in bytes, either expressed as a byte value or row value. The data threshold is a byte value threshold222. When the Y dimension is equal to one row and the X dimension in bytes is greater than the byte value threshold222, the data block in the X dimension is fragmented to generate the plurality of fragmented data blocks, each of the plurality of fragmented data blocks having an X dimension in bytes that is smaller than the X dimension in bytes of the data block.

Turning now toFIG. 4, aspects of a routine400for processing data blocks associated with descriptors are shown and described. It should be understood that the operations of the methods disclosed herein are not necessarily presented in any particular order and that performance of some or all of the operations in an alternative order(s) is possible and is contemplated. The operations have been presented in the demonstrated order for ease of description and illustration. Operations may be added, omitted, and/or performed simultaneously, without departing from the scope of the appended claims. Furthermore, it is to be understood that the routine400may be implemented by one or more of the elements associated with the system100.

For example, the operations of the routine400are described herein as being implemented, at least in part, by an application, component and/or circuit, such as the DMA engine102inFIGS. 1 and 2and associated with the system100. Additionally, although the following illustration may refer to the components or elements of FIGS.1-3, it can be appreciated that the operations of the routine400may also be implemented in many other ways. In addition, one or more of the operations of the routine400may alternatively or additionally be implemented, at least in part, by a chipset working alone or in conjunction with other software modules. Any service, circuit or application suitable for providing the techniques disclosed herein can be used in operations described herein.

At block402, the DMA engine102and/or the DMA fragmenter224determines that a data block220is ready for transfer based on a descriptor202in a queue, such as one of the queues Q1-Qn. At block404, the DMA engine102and/or the DMA fragmenter224analyzes the descriptor202to determine at least one property associated with the data block220. The at least one property associated with the data block220may be associated with a data dimension of the data block220. For example, the at least one property associated with the data block220may be a byte value associated with a dimension of the data block220. Alternatively, the at least one property associated with the data block220may be a calculated or estimated duration to transfer the data block220from a source memory location to a destination memory location. The source memory location and the destination memory location may be associated with a main memory or other memory/storage of the system100. Alternatively, the source memory location may be associated with a first system and the destination memory location may be associated with a second system.

At block406, the DMA engine102and/or the DMA fragmenter224compares the at least one property associated with the data block220to a threshold222. In some implementations, the threshold222is a data threshold. The data threshold may be expressed in bytes. Alternatively, or in addition, in some implementations, the threshold222is a transfer duration threshold.

At block408, based on the comparison performed at block406, a plurality of fragmented blocks derived from the data block220may be generated by the DMA fragmenter224. At least one of the derived fragmented blocks may be transferred or sent to a destination memory location from a source memory location. Alternatively, based on the comparison performed at block406, the data block220is not fragmented and is sent or transferred unfragmented to a destination memory location from a source memory location.

The computer architecture500illustrated inFIG. 5includes a central processing unit502(processor or CPU), a system memory504, including a random-access memory506(RAM) and a read-only memory (ROM)508, and a system bus510that couples the memory504to the CPU502. A basic input/output system containing the basic routines that help to transfer information between elements within the computer architecture500, such as during startup, is stored in the ROM508. The computer architecture500further includes a mass storage device512for storing an operating system514, other data, and one or more application programs.

The mass storage device512is connected to the CPU502through a mass storage controller (not shown) connected to the bus510. The mass storage device512and its associated computer-readable media provide non-volatile storage for the computer architecture500. Although the description of computer-readable media contained herein refers to a mass storage device, such as a solid-state drive, a hard disk or CD-ROM drive, it should be appreciated by those skilled in the art that computer-readable media can be any available computer storage media or communication media that can be accessed by the computer architecture500.

According to various techniques, the computer architecture500may operate in a networked environment using logical connections to remote computers or computing environment(s)105through a network520and/or another network (not shown). The computer architecture500may connect to the network520through a network interface unit516connected to the bus510. It should be appreciated that the network interface unit516also may be utilized to connect to other types of networks and remote computer systems. The computer architecture500also may include an input/output controller518for receiving and processing input from a number of other devices, including a keyboard, mouse, or electronic stylus (not shown inFIG. 5). Similarly, the input/output controller518may provide output to a display screen, a printer, or other type of output device (also not shown inFIG. 5). It should also be appreciated that via a connection to the network520through a network interface unit516, the computing architecture may enable DMA engine102to communicate with the computing environments501.

It should be appreciated that the software components described herein may, when loaded into the CPU502and/or the DMA engine102and executed, transform the CPU502and/or the DMA engine102and the overall computer architecture500from a general-purpose computing system into a special-purpose computing system customized to facilitate the functionality presented herein. The CPU502and/or the DMA engine102may be constructed from any number of transistors or other discrete circuit elements and/or chipset, which may individually or collectively assume any number of states. More specifically, the CPU502and/or the DMA engine102may operate as a finite-state machine, in response to executable instructions contained within the software modules disclosed herein. These computer-executable instructions may transform the CPU502by specifying how the CPU502transitions between states, thereby transforming the transistors or other discrete hardware elements constituting the CPU502.

In light of the above, it should be appreciated that many types of physical transformations take place in the computer architecture500in order to store and execute the software components presented herein. It also should be appreciated that the computer architecture500may include other types of computing devices, including hand-held computers, embedded computer systems, personal digital assistants, and other types of computing devices known to those skilled in the art. It is also contemplated that the computer architecture500may not include all of the components shown inFIG. 5, may include other components that are not explicitly shown inFIG. 5, or may utilize an architecture completely different than that shown inFIG. 5.

Computing system500, described above, can be deployed as part of a computer network. In general, the above description for computing environments applies to both server computers and client computers deployed in a network environment.

FIG. 6illustrates an exemplary illustrative networked computing environment600, with a server in communication with client computers via a communications network, in which the herein described apparatus and methods may be employed. As shown inFIG. 6, server(s)605may be interconnected via a communications network520(which may be either of, or a combination of, a fixed-wire or wireless LAN, WAN, intranet, extranet, peer-to-peer network, virtual private network, the Internet, Bluetooth communications network, proprietary low voltage communications network, or other communications network) with a number of client computing environments such as a tablet personal computer610, a mobile telephone615, a telephone620, a personal computer(s)501, a personal digital assistant625, a smart phone watch/personal goal tracker (e.g., Apple Watch, Samsung, FitBit, etc.)630, and a smart phone635. In a network environment in which the communications network520is the Internet, for example, server(s)605can be dedicated computing environment servers operable to process and communicate data to and from client computing environments501,610,615,620,625,630, and635via any of a number of known protocols, such as, hypertext transfer protocol (HTTP), file transfer protocol (FTP), simple object access protocol (SOAP), or wireless application protocol (WAP). Additionally, the networked computing environment600can utilize various data security protocols such as secured socket layer (SSL) or pretty good privacy (PGP). Each of the client computing environments501,510,515,520,525,530, and535can be equipped with computing environment505operable to support one or more computing applications or terminal sessions such as a web browser (not shown), or other graphical user interface (not shown), or a mobile desktop environment (not shown) to gain access to the server computing environment(s)605.

Server(s)605may be communicatively coupled to other computing environments (not shown) and receive data regarding the participating user's interactions/resource network. In an illustrative operation, a user (not shown) may interact with a computing application running on a client computing environment(s) to obtain desired data and/or computing applications. The data and/or computing applications may be stored on server computing environment(s)605and communicated to cooperating users through client computing environments601,610,615,620,625,630, and635, over an exemplary communications network520. A participating user (not shown) may request access to specific data and applications housed in whole or in part on server computing environment(s)605. These data may be communicated between client computing environments501,610,615,620,625,630,635and server computing environment(s)605for processing and storage. Server computing environment(s)605may host computing applications, processes and applets for the generation, authentication, encryption, and communication of data and applications and may cooperate with other server computing environments (not shown), third party service providers (not shown), network attached storage (NAS) and storage area networks (SAN) to realize application/data transactions.

Example Clauses

The disclosure presented herein may be considered in view of the following clauses.

Example Clause A, a system for managing a plurality of queues, the system comprising: at least one processor; and at least one memory in communication with the at least one processor, the at least one memory having computer readable instructions stored thereupon that, when executed by the at least one processor, cause the at least one processor to: determine a data block is ready for transfer based on a descriptor in a first queue; analyze the descriptor in the first queue to determine at least one property associated with a dimension of the data block; and compare the at least one property associated with the dimension of the data block to a data threshold: when the at least one property associated with the dimension of the data block is greater than the data threshold, fragment the data block to generate at least a plurality of fragmented data blocks from the data block and send at least one of the plurality of fragmented data blocks to a destination memory location, and when the at least one property associated with the dimension of the data block is less than the data threshold, send the data block to the destination memory location unfragmented.

Example Clause B, the system according to Example Clause A, wherein the data block has an X dimension in bytes and the data threshold is a byte value threshold, when the X dimension in bytes is less than or equal to the byte value threshold, fragment the data block to generate at least the plurality of fragmented data blocks from the data block and send the at least one of the plurality of fragmented data blocks to the destination memory location.

Example Clause C, the system according to Example Clause B, wherein the data block has a Y dimension, and when the X dimension in bytes is less than or equal to the byte value threshold, fragment the data block in the Y dimension to generate the plurality of fragmented data blocks, each of the plurality of fragmented data blocks having a Y dimension that is smaller than the Y dimension of the data block.

Example Clause D, the system according to Example Clause B, wherein the data block has a Y dimension, and when the X dimension in bytes is less than or equal to the byte value threshold and the Y dimension is greater than one, fragment the data block in the Y dimension to generate the plurality of fragmented data blocks, each of the plurality of fragmented data blocks having a Y dimension that is smaller than the Y dimension of the data block.

Example Clause E, the system according to Example Clause B, wherein the data block has a Y dimension, and when the Y dimension is greater than one, fragment the data block to generate at least the plurality of fragmented data blocks from the data block and send the at least one of the plurality of fragmented data blocks to the destination memory location.

Example Clause F, the system according Example Clauses A through E, wherein the data block has an X dimension in bytes and a Y dimension, and the data threshold is a byte value threshold, when the Y dimension in bytes is equal to one and the X dimension in bytes is greater than the byte value threshold, fragment the data block in the X dimension to generate the plurality of fragmented data blocks, each of the plurality of fragmented data blocks having an X dimension in bytes that is smaller than the X dimension in bytes of the data block.

Example Clause G, the system according to Example Clauses A Through F, wherein the computer readable instructions, when executed by the at least one processor, cause the at least one processor to determine a data block identified by an operation descriptor in a second queue is ready for transfer, and send the data block identified by the operation descriptor to a memory location after the at least one of the plurality of fragmented data blocks is sent to the destination memory location.

Example Clause H, the system according to Example Clause G, wherein the data block identified by the descriptor in the first queue is identified by a direct memory access (DMA) descriptor.

Example Clause I, the system according to Example Clause G, wherein the data block identified by the descriptor in the first queue is a two-dimensional data block and the data block identified by the operation descriptor in the second queue is at least a two-dimensional data block, and the system is associated with a neural network.

Example Clause J, a system for managing a plurality of queues, the system comprising: at least one processor; and at least one memory in communication with the at least one processor, the at least one memory having computer readable instructions stored thereupon that, when executed by the at least one processor, cause the at least one processor to: determine a data block is ready for transfer based on a descriptor in a first queue; analyze the descriptor in the first queue to determine at least one property associated with a dimension of the data block; and compare the at least one property associated with the dimension of the data block to a data threshold, the data threshold having been dynamically determined: when the at least one property associated with the dimension of the data block is greater than the data threshold, fragment the data block to generate at least a plurality of fragmented data blocks from the data block and send at least one of the plurality of fragmented data blocks to a destination memory location, and when the at least one property associated with the dimension of the data block is less than the data threshold, send the data block to the destination memory location unfragmented.

Example Clause K, the system according to Example Clause J, wherein the computer readable instructions, when executed by the at least one processor, cause the at least one processor to determine a data block identified by an operation descriptor in a second queue is ready for transfer, and send the data block identified by the operation descriptor to a memory location after the at least one of the plurality of fragmented data blocks is sent to the destination memory location.

Example Clause L, the system according to Example Clause K, wherein the data block identified by the descriptor in the first queue is identified by a direct memory access (DMA) descriptor.

Example Clause M, the system according to Example Clause K, wherein the data block identified by the descriptor in the first queue is a two-dimensional data block and the data block identified by the operation descriptor in the second queue is at least a two-dimensional data block, and the system is associated with a neural network.

Example Clause N, the system according to Example Clause J, wherein the data threshold is dynamically determined based on at least one input to a transfer function to generate the data threshold, the at least one input related to one or more functionalities associated with the system.

Example Clause O, a computer-readable storage medium having computer-executable instructions stored thereupon which, when executed by one or more processors of a computing device, cause the one or more processors of the computing device to: determine a data block is ready for transfer based on a descriptor in a first queue; analyze the descriptor in the first queue to determine at least one property associated with a dimension of the data block; and compare the at least one property associated with the dimension of the data block to a data threshold: when the at least one property associated with the dimension of the data block is greater than the data threshold, fragment the data block to generate at least a plurality of fragmented data blocks from the data block and send at least one of the plurality of fragmented data blocks to a destination memory location, and when the at least one property associated with the dimension of the data block is less than the data threshold, send the data block to the destination memory location unfragmented.

Example Clause P, the computer-readable storage medium of Example Clause O, wherein the data block has an X dimension in bytes and the data threshold is a byte value threshold, when the X dimension in bytes is less than or equal to the byte value threshold, fragment the data block to generate at least the plurality of fragmented data blocks from the data block and send the at least one of the plurality of fragmented data blocks to the destination memory location.

Example Clause Q, the computer-readable storage medium according to Example Clause P, wherein the data block has a Y dimension, and when the X dimension in bytes is less than or equal to the byte value threshold, fragment the data block in the Y dimension to generate the plurality of fragmented data blocks, each of the plurality of fragmented data blocks having a Y dimension that is smaller than the Y dimension of the data block.

Example Clause R, the computer-readable storage medium according to Example Clauses O through Q, wherein the data block has a Y dimension, and when the X dimension in bytes is less than or equal to the byte value threshold and the Y dimension is greater than one byte, fragment the data block in the Y dimension to generate the plurality of fragmented data blocks, each of the plurality of fragmented data blocks having a Y dimension that is smaller than the Y dimension of the data block.

Example Clause S, the computer-readable storage medium according to Example Clauses O through R, wherein the instructions cause the one or more processors of the computing device to determine a data block linked to a descriptor in a second queue is ready for transfer, and send the data block linked to the descriptor in the second queue to a memory location after the at least one of the plurality of fragmented data blocks is sent to the destination memory location.