SEMICONDUCTOR DEVICE

A semiconductor device, includes: a first conductive type semiconductor region including a first semiconductor structure, wherein the first semiconductor structure includes one or more pairs of stack, the one or more pairs of stack respectively includes a first layer and a second layer, the first layer includes AlxGa1-xN, the second layer includes AlyGa1-yN, wherein 0≤x<1, 0<y<1, x<y, wherein one of the one or more pairs of stack includes an interface region located between the first layer and the second layer adjacent to the first layer; a second conductive type semiconductor region located on the first conductive type semiconductor region; and an active region located between the first conductive type semiconductor region and the second conductive type semiconductor region; wherein the first semiconductor structure includes a first dopant having a first doping concentration with a peak value at the interface region.

CROSS-REFERENCE TO RELATED APPLICATIONS

This disclosure claims the right of priority of TW Application No. 110127080, filed on Jul. 23, 2021, and the content of which is hereby incorporated by reference in its entirety.

BACKGROUND

Technical Field

The present application relates to a semiconductor device, particularly to a semiconductor device comprising a first conductive type semiconductor region, and the first conductive type semiconductor region comprises a first layer having a multilayer structure.

Description of the Related Art

Solid semiconductor device, such as light-emitting diode (LED), has advantages of low power consumption, low heat-generation, long lifetime, earthquake-proof characteristics, compact size, high response speed and good optical-electrical characteristics, such as stable light-emitting wavelength. Therefore, light-emitting diode have been widely applied to household appliances, equipment indicator lights, photoelectric products, and so forth.

SUMMARY

A semiconductor device, comprises: a first conductive type semiconductor region comprising a first semiconductor structure, wherein the first semiconductor structure comprises one or more pairs of stack, the one or more pairs of stack respectively comprise a first layer and a second layer, the first layer comprises Alxa1-xN, the second layer comprises AlyGa1-yN, wherein 0≤x<1, 0<y<1, x<y, wherein one of the one or more pairs of stack comprise an interface region located between the first layer and the second layer adjacent to the first layer; a second conductive type semiconductor region located on the first conductive type semiconductor region; and an active region located between the first conductive type semiconductor region and the second conductive type semiconductor region; wherein the first semiconductor structure comprises a first dopant having a first doping concentration with a peak value at the interface region.

DETAILED DESCRIPTION OF THE EMBODIMENTS

The embodiments of the present application are illustrated in details and are plotted in the drawings. The same or the similar portions in each of the drawings and the specification have the same reference numeral. A few embodiments of the present application may be understood with reference to the drawings. The drawings of the embodiments of the present application are also considered as a portion of detailed description of the embodiments of the present application. It is needed to understand that the drawings of the embodiments of the present application are not illustrated on the scale of actual apparatus and devices. In the drawings, the shape and thickness of an embodiment might be enlarged in order to clearly indicate the features of the embodiments of the present application. In addition, the structures and the apparatus in the drawings are schematically illustrated in order to clearly indicate the features of the embodiments of the present application.

In the present disclosure, if not otherwise specified, the general formula AlGaN represents AlaGa1-aN, wherein 0≤a≤1; the general formula InGaN represents InbGa1-bN, wherein 0≤b≤1; the general formula InAlGaN represents IncAldGa1-c-dN, wherein 0≤c≤1 and 0≤d≤1. The content of elements may be adjusted to achieve different purposes, such as adjusting an energy level or the dominant light-emitting wavelength of a light-emitting device when the semiconductor device comprises a light-emitting device.

In the following embodiments, terms used for indicating directions such as “upper,” “lower,” “front,” “rear,” “left” and “right,” merely indicate the directions in the appended drawings. Therefore, directional terms are used for illustration and not for limiting the scope of the present disclosure.

The compositions of each of the layers and the dopants included in the semiconductor device of the present disclosure may be analyzed in any suitable way, such as secondary ion mass spectrometer (SIMS).

The thicknesses of each of the layers included in the semiconductor device of the present disclosure may be analyzed in any suitable way, such as transmission electron microscopy (TEM) or scanning electron microscope (SEM), in order to be in accord with such as depth positions of each of the layers in SIMS spectrum.

In accordance with any one of the embodiments of the present disclosure, the semiconductor device1comprises a light-emitting diode or a laser diode.

FIG.1is a cross-sectional view of a semiconductor device1in accordance with an embodiment of the present disclosure. In the present embodiment, the semiconductor device1comprises a substrate10, a buffer structure200located on the substrate10, a first conductive type semiconductor region20located on the buffer structure200, a second conductive type semiconductor region30located on the first conductive type semiconductor region20, and an active region40located between the first conductive type semiconductor region20and the second conductive type semiconductor region30. The semiconductor device1further comprises a first electrode50and a second electrode60. The first electrode50is located on the first conductive type semiconductor region20and is electrically connected with the first conductive type semiconductor region20. The second electrode60is located on the second conductive type semiconductor region30and is electrically connected with the second conductive type semiconductor region30. In an embodiment, the first conductive type semiconductor region20comprises a first semiconductor structure21and a second semiconductor structure22, and the second semiconductor structure22is located below the first semiconductor structure21.

FIG.2is a detailed structural drawing of a first semiconductor structure21in accordance with an embodiment of the present disclosure. The first semiconductor structure21comprises one or more pairs of stack210. The pair of the stack210comprises a first layer211and a second layer212. In some embodiments, the materials of the first layer211and the second layer212comprise III-V group semiconductor materials, such as III group nitride materials. In some embodiments, the material of the first layer211comprises AlxGa1-xN, wherein 0≤x≤1; preferably 0≤x<0.1; preferably 0≤x<0.05; preferably 0≤x<0.005; more preferably x being substantially 0. In some embodiments, the material of the second layer212comprises AlyGa1-yN, wherein 0<y<1; preferably, 0<y≤0.1; more preferably, 0<y≤0.05. In some embodiments, y>x, such as the material of the first layer211is gallium nitride and the material of the second layer212is aluminum gallium nitride. In some embodiment, the materials of the first layer211and the second layer212may also be doped with other III group elements, such as doping indium (In) in gallium nitride or in aluminum gallium nitride.

In some embodiments, the energy level of the second layer212is higher than the energy level of the first layer211. In some embodiments, for example, the first layer211of gallium nitride material and the second layer212of aluminum gallium nitride are selected, and the second layer212of aluminum gallium nitride has an energy level higher than the energy level of the first level211of gallium nitride material. In some embodiments, the resistance of the second layer212is higher than the resistance of the first layer211. To be more specific, the resistance of the second layer212of aluminum gallium nitride is higher than the resistance of the first layer211of gallium nitride material. Due to the higher resistance of the second layer212of aluminum gallium nitride, the current injected in the first layer211has better lateral current spreading so the anti-electrostatic discharge damage capacity and the luminous efficiency of the semiconductor device1can be increased.

The first layer211has a first thickness and the second layer212has a second thickness. The first thickness of the first layer211, the second thickness of the second layer212, and the number of pairs of the stack210may be adjusted according to the parameters like compositions, dopants, or thicknesses of the epitaxial layers adjacent to the stack210, in order to achieve the function of current spreading. In addition, by adjusting the first layer211and the second layer212, the stress generated by epitaxial growth may also be reduced so the epitaxial quality is improved. In some embodiments, the semiconductor device1has a better anti-electrostatic discharge capacity when the first layer211has a specific thickness and/or the second layer212has a specific thickness, for example, the first thickness is not greater than 100 nm and/or the second thickness is not greater than 100 nm. If the first thickness is too thick and/or the second thickness is too thick, for example, greater than 100 nm, the anti-electrostatic discharge capacity of the semiconductor device 1 becomes inferior. In some embodiments, the first thickness and/or the second thickness are between 5 nm and 100 nm. Preferably, the first thickness and/or the second thickness are between 10 nm and 80 nm (including end values). More preferably, the first thickness and/or the second thickness are between 20 nm and 70 nm (including end values).

In some embodiments, the number of pairs of the stack210in the first semiconductor structure21is between 5 pairs and 100 pairs, such as between 7 pairs and 40 pairs. In some embodiments, the total thickness of one or more pairs of stack210in the first semiconductor structure21is between 500 nm and 2500 nm (including end values), such as 1500 nm and 2000 nm (including end values). In some embodiments, in the case of the thickness of the first semiconductor structure21(the total thickness of pairs of the stack210) being unchanged, the thinner the first thickness of the first layer211, and/or the thinner the second thickness of the second layer212is, the more pairs of the stack210are in the first semiconductor structure21, and the anti-electrostatic discharge capacity of the semiconductor device1is therefore increased. In some embodiments, the second thickness of the second layer212is approximately identical to or not identical to the first thickness of the first layer211. In an embodiment, when growing the stack210, if there is stress caused by growing the second semiconductor structure22and the buffer structure200, the stress can be offset by having the first thickness of the first layer211different from the second thickness of the second layer212. In another embodiment, when growing the stack210, if no significant stress is generated after the growth of the second semiconductor structure22and the buffer structure200, the second thickness of the second layer212is approximately identical to the first thickness of the first layer211, for example, the difference between the first thickness and the second thickness is not greater than 1%. If the difference between the second thickness of the second layer212and the first thickness of the first layer211is greater than 1%, the stress in the stack210is increased and the epitaxial quality is affected.

FIG.3is a distribution diagram of a first doping concentration S1in one pair of the stack210of a first semiconductor structure21in accordance with an embodiment of the present disclosure.FIG.4is a distribution diagram of a first doping concentration S1in one pair of the stack210of a first semiconductor structure21in accordance with another embodiment of the present disclosure. In some embodiments, the first conductive type semiconductor region20comprises a first dopant. The first dopant comprises a first electrical conductivity type dopant. The first electrical conductivity type dopant comprises silicon (S1), but not limited thereto. The first dopant has a first doping concentration S1in the first semiconductor structure21. In some embodiments, similarly, other pairs of the stack210of the first semiconductor structure21also have a first dopant therein, and the first dopant in the first semiconductor structure21has a first doping concentration S1.

In some embodiments, as shown inFIG.3, in the process of epitaxial growth of the first semiconductor structure21, along the epitaxial growth direction G, the second layer212is grown in advance, and then the first layer211is grown in order to form a pair of the stack210. An interface region I is located between the first layer211and the second layer212. As shown inFIG.2, the second layer212and the first layer211may be additionally grown repeatedly and alternately based on the needs to form multiple pairs of the stack210. In each pair or several pairs of the stack210of the first semiconductor structure21, the first layer211is located above the second layer212. In some embodiments, the pairs of the stack210may be continuously grown or discontinuously grown by inserting a semiconductor layer between any two adjacent stacks210or between each of the adjacent stacks210, for example.

In some embodiments, as shown inFIG.4, along the epitaxial growth direction G, in the process of epitaxial growth of the first semiconductor structure21, the first layer211is grown in advance, and then the second layer212is grown in order to form a pair of the stack210. An interface region I is located between the first layer211and the second layer212. In some embodiments, the first layer211and the second layer212may be grown repeatedly and alternately based on the needs, so as to form pairs of the stack210. In each pair or multiple pairs of the stack210of the first semiconductor structure21, the second layer212is located above the first layer211. In some embodiments, the pairs of the stack210may be continuously grown or discontinuously grown by inserting a semiconductor layer between any two adjacent stacks210or between each of the adjacent stacks210, for example.

In other embodiments (not shown in the drawings), a portion of the pairs of the stack210of the first semiconductor structure21is formed by growing the first layer211in advance and then growing the second layer212repeatedly and alternately, and another portion of the pairs of the stack210of the first semiconductor structure21is formed by growing the second layer212in advance and then growing the first layer211repeatedly and alternately. The two portions of the stack210may be adjacent to each other, or another semiconductor layer is inserted therebetween. The sequence of the two portions in the pairs of the stack210of the first semiconductor structure21is not limited.

As shown inFIGS.3and4, an interface region I is located between the first layer211and the second layer212in each pair or multiple pairs of the stack210in the first semiconductor structure21. In an embodiment, the interface region I comprises one-third of the thickness region of the second layer212and/or the first layer211extended outward from two sides of the junction of the second layer212and the first layer211. In some embodiments, the first doping concentration51in the first layer211and/or the second layer212gradually changes toward the interface region I from one side away from the interface region I. For example, as shown inFIG.3, the first doping concentration51in the second layer212gradually increases toward the interface region I from one side away from the interface region I and close to the substrate10; the first doping concentration51in the first layer211gradually increases toward the interface region I from one side away from the interface region I and close to the active region40, namely, gradually decreasing toward one side of the active region40from one side close to the interface region I. In an embodiment, the first doping concentration S1in the stack210has a peak value P1, and the peak value P1is in the interface region I. Similarly, as shown inFIG.4, the first doping concentration S1in the first layer211gradually increases toward the interface region I from one side away from the interface region I and close to the substrate10; the first doping concentration S1in the second layer212gradually increases toward the interface region I from one side away from the interface region I and close to the active region40, namely, gradually decreasing toward one side of the active region40from one side close to the interface region I. To be more specific, as shown inFIG.3, in some embodiments, when the second layer212is epitaxially grown, a first dopant therein is introduced and the first doping concentration S1gradually increases along the epitaxial growth direction G and the growth direction of the second layer212. Then, when the first layer211is epitaxially grown, the first doping concentration S1gradually decreases along the epitaxial growth direction G and the growth direction of the first layer211. The growth sequences of the first layer211and the second layer212inFIGS.3and4are opposite. The first doping concentration S1gradually increases toward the interface region I along the epitaxial growth direction G and the growth direction of the first layer211; the first doping concentration S1gradually decreases along the epitaxial growth direction G and the growth direction of the second layer212from the interface region I. In some embodiments, as shown inFIG.3, when the first layer211and the second layer212are epitaxially grown, the precursors compositions of the first layer211and the second layer212are fixed, and the compositions of each of the layers do not gradually change along the epitaxial growth direction G. The precursor amount of the first dopant gradually increases along the epitaxial growth direction G and the growth direction of the second layer212, the precursor amount of the first dopant gradually decreases along the growth direction of the first layer211, and there is a peak value P1formed in the interface region I. In some embodiments, as shown inFIG.4, when the first layer211and the second layer212are epitaxially grown, the precursor compositions of the first layer211and the second layer212are fixed, and the compositions of each of the layers do not gradually change along the epitaxial growth direction G (the direction of thickness increase). The precursor amount of the first dopant gradually increases along the epitaxial growth direction G and the growth direction of the first layer211, the precursor amount of the first dopant gradually decreases along the growth direction of the second layer212, and the peak value P1is formed in the interface region I. In some embodiments, as shown inFIG.3, when the second layer212is epitaxially grown, the amount of III group elements, such as aluminum (Al) element, in the composition of the second layer212gradually decreases along the epitaxial growth direction G and the growth direction of the second layer212, and the amount of aluminum element of the first layer211gradually increases along the epitaxial growth direction G and the growth direction of the first layer211. The precursor amount of the first dopant is fixed and does not change along the epitaxial growth direction G or along the growth direction of the first layer211and the second layer212. Since the actual first doping concentrations51in the first layer211and the second layer212inversely vary corresponding to the change tendency of the compositions or concentrations of aluminum element in the first layer211and the second layer212, there is a peak value P1formed in the interface region I. For instance, when the compositions or concentrations of aluminum element in the first layer211and the second layer212gradually increase, the first doping concentrations S1gradually decrease. For instance, when the compositions or concentrations of aluminum element in the first layer211and the second layer212gradually decrease, the first doping concentrations S1gradually increase. Similarly, as shown in the embodiment ofFIG.4, the first layer211is grown in advance and then the second layer212is grown, the precursor amount of III group elements, such as aluminum element, in the composition of the first layer211gradually decreases along the epitaxial growth direction G and the direction of thickness increase of the first layer211, and the precursor amount of aluminum element of the second layer212gradually increases along the epitaxial growth direction G and the growth direction of the second layer212. The precursor amount of the first dopant is fixed and does not change along the epitaxial growth direction G or the growth direction of the first layer211and the second layer212. The actual first doping concentration S1gradually increases in the first layer211and gradually decreases in the second layer212, and thus the peak value P1is formed in the interface region I.

In some embodiments, the peak value P1of the first doping concentration S1is formed outside the interface region I (not shown in the drawings), for example, in the first layer211or in the second layer212. In an embodiment, when the second layer212and the first layer211are epitaxially grown sequentially, the precursor compositions of the second layer212and the first layer211are fixed, and the compositions of each of the layers does not gradually change along the epitaxial growth direction G (the direction of thickness increase). The precursor amount of the first dopant gradually increases along the epitaxial growth direction G and the growth direction of the second layer212, the precursor amount of the first dopant gradually decreases along the growth direction of the first layer211, and then the peak value P1is formed outside the interface region I and inside the region of the second layer212or the first layer211. In an embodiment, when the first layer211and the second layer212are epitaxially grown sequentially, the precursors compositions of the first layer211and second layer212are fixed, and the compositions of each of the layers does not gradually change along the epitaxial growth direction G (the direction of thickness increase). In another embodiment, the precursor amount of the first dopant gradually increases along the epitaxial growth direction G and the growth direction of the first layer211, the precursor amount of the first dopant gradually decreases along the growth direction of the second layer212, and then the peak value P1is formed outside the interface region I and inside the region of the first layer211or the second layer212. In some embodiments, when the second layer212and the first layer211are epitaxially grown sequentially, the precursor amount of III group elements, such as aluminum element, gradually decreases along the epitaxial growth direction G and the growth direction of the second layer212, gradually increases along the epitaxial growth direction G and the growth direction of the first layer211, and the precursor amount of the first dopant is fixed and does not change along the epitaxial growth direction G or along the growth direction of the first layer211and the second layer212. Since the actual first doping concentrations51in the first layer211and the second layer212inversely vary corresponding to the change tendency of the compositions or concentrations of aluminum element in the first layer211and the second layer212, the peak value P1is formed outside the interface region I and inside the region of the first layer211or the region of the second layer212. For example, the compositions or concentrations of aluminum element in the first layer211and the second layer212gradually increase, and the first doping concentrations S1gradually decrease. Similarly, when the first layer211is grown in advance and then the second layer212is grown, the precursor amount of aluminum element of the first layer211gradually decreases along the epitaxial growth direction G and the growth direction of the first layer211, and the precursor amount of aluminum element of the second layer212gradually increases along the epitaxial growth direction G and the growth direction of the second layer212. When the precursor amount of the first dopant is fixed and does not change along the epitaxial growth direction G or along the direction of thickness increase of the first layer211and the second layer212, the first doping concentration S1gradually increases in advance and then gradually decreases along the epitaxial growth direction G, and the peak value P1is formed outside the interface region I and inside the region of the first layer211or the region of the second layer212. In an embodiment, when the first layer211and the second layer212are epitaxially grown, the precursor compositions of the first layer211and the second layer212are fixed, and the compositions of each of the layers do not gradually change along the epitaxial growth direction G. In the case of the fixed precursor amount of the first dopant, since the content of III group elements, such as aluminum element, in the materials of the first layer211and the second layer212are different, the first doping concentrations S1of the first layer211and the second layer212are correspondingly different. For example, the composition or concentration of aluminum element in the first layer211is lower than the composition or concentration of aluminum element in the second layer212, and the peak value P1of the first doping concentration S1is formed outside the interface region I and inside the region of the first layer211. Similarly, when the composition or concentration of aluminum element in the second layer212is lower than the composition or concentration of aluminum element in the first layer211, and the peak value P1of the first doping concentration51is formed outside the interface region I and inside the region of the second layer212.

In some embodiments, as shown inFIG.3, the way of gradual change of the first doping concentrations51in the second layer212and/or in the first layer211can be linear or non-linear gradual change, but not limited thereto. Linear gradual change or non-linear gradual change include continuous gradual change or discontinuous gradual change, respectively. In some embodiments, the first doping concentration51indicates linear and discontinuous gradual change, for example, staircase gradual change (not shown in the drawings), toward the interface region I from one side away from the interface region I. The ways of gradual change of the first doping concentrations51in the second layer212and the first layer211may be identical or different.

Referring toFIG.1, in some embodiments, the first conductive type semiconductor region20comprises a second semiconductor structure22located between the first semiconductor structure21and the buffer structure200. In some embodiments, the second semiconductor structure22has the function of modulation and may perform modulation function between the first semiconductor structure21and the buffer structure200, and the first conductive type semiconductor region20may be adjusted depending on the first semiconductor structure21and the buffer structure200. For example, the materials difference between the first semiconductor structure21and the buffer structure200may cause lattice mismatch or stress between material layers, or the difference of growth temperatures of the first semiconductor structure21and the buffer structure200may cause wafer warpage. With the modulation of materials, the modulation of dopants, the modulation of structures or the modulation of epitaxial conditions of the second semiconductor structure22, the negative effects generated by the differences between the first semiconductor structure21and the buffer structure200are decreased. With the second semiconductor structure22, defects of epitaxy caused by temperature or pressure may be reduced so the epitaxial quality is enhanced. With the enhanced epitaxial quality, leakage current (Ir) of the semiconductor device1is improved and the anti-electrostatic discharge capacity of the semiconductor device1is enhanced. In some embodiments, the second semiconductor structure22comprises InAlGaN series materials. In some embodiments, the second semiconductor structure22comprises Alz1Inz2Ga1-z1-z2N, wherein 0≤z2≤z1≤1. In some embodiments, the second semiconductor structure 22 comprises AlzGai-zN, wherein 0≤z≤1. In some embodiments, 0≤z≤0.1. In some embodiments, 0≤z≤0.05. In some embodiments, if z is not greater than 0, defects of the epitaxy structure cannot be inhibited by the second semiconductor structure22, and the luminous efficiency of the semiconductor device1is reduced.

The second semiconductor structure22may be doped or undoped (namely, unintendedly doped). In some embodiments, the second semiconductor structure22comprises a first dopant, and the first dopant has a second doping concentration. In some embodiments, the second doping concentration is lower than the first doping concentration S1. In some embodiments, the second doping concentration is not greater than 3×1019/cm3. In some embodiments, the second doping concentration of the second semiconductor structure22is between 1×1018/cm3and 2×1019/cm3. In some embodiments, the second semiconductor structure22is undoped. By forming a two-dimensional electron gas (2DEG) between the undoped second semiconductor structure22and the buffer structure200below thereof, current spreading effects of the device is further enhanced. With the second semiconductor structure22on the buffer structure200, the quality of the first semiconductor structure21may be optimized. For example, the number of pairs of the stack210of the first semiconductor structure21is declined or the thickness of the first semiconductor structure21is decreased, in order to reduce the time of epitaxial growth and increase luminance.

The second semiconductor structure22has a third thickness. In some embodiments, the third thickness affects the luminance of the semiconductor device1. When the second semiconductor structure22has a specific thickness, for example, the third thickness is not greater than 50 nm, the semiconductor device1has better luminance. If the third thickness is too thick, for example, the third thickness is greater than 50 nm, the semiconductor device1has lower luminance. The thinner the third thickness is, the higher the luminance of the semiconductor device1can achieve. In some embodiments, the third thickness is less than 15 nm, 5 nm, or 3 nm. In some embodiments, the third thickness affects the anti-electrostatic discharge capability of the semiconductor device1. If the third thickness is too thin, for example, the third thickness is less than 0.1 nm, the anti-electrostatic discharge capability of the semiconductor device1becomes inferior. In some embodiments, the third thickness is not less than 0.1 nm. In some embodiments, in order to increase luminance and anti-electrostatic discharge capability simultaneously, the third thickness is between 0.5 nm and 15 nm (including end values), more preferably, between 1 nm and 5 nm (including end values).

In an embodiment, the first semiconductor structure21is in direct contact with the second semiconductor structure22, namely, no other layer being between the first semiconductor structure21and the second semiconductor structure22. As shown inFIG.3, the second layer212of the first semiconductor structure21is in contact with the second semiconductor structure22in the stack210of the first semiconductor structure21. Alternatively, the stack210of the first semiconductor structure21is as shown inFIG.4, the first layer211of the first semiconductor structure21is in contact with the second semiconductor structure22.

Referring toFIG.1, in some embodiments, the first conductive type semiconductor region20further comprises a fifth semiconductor structure25, and the fifth semiconductor structure25is located between the first semiconductor structure21and the active region40. In some embodiments, the fifth semiconductor structure25comprises a single-layer structure or a multi-layer structure. The material of the fifth semiconductor structure25comprises AluInvGa1-u-vN, wherein 0≤u≤0.5, 0≤v≤0.5, in some embodiments, 0≤u≤0.1, 0≤v≤0.15. In some embodiments, the fifth semiconductor structure25comprise a third layer, wherein u and v in the composition of the material are substantially 0. In some embodiments, the material of the third layer comprises GaN. In some embodiments, the third layer comprises a first dopant. To further lower the forward voltage and improve the anti-electrostatic discharge capability of the semiconductor device3, the doping concentration of the first dopant in the third layer is less than the first doping concentration S1in the first semiconductor structure21. For example, the doping concentration of the first dopant in the third layer is one order of magnitude less than the first doping concentration S1. In an embodiment, the doping concentration of the first dopant in the third layer is not less than 1×1017/cm3, preferably, not greater than 5×1018/cm3. In some embodiments, the third layer has a thickness not less than 50 nm and/or not greater than 1000 nm; preferably, between 100 nm and 500 nm (including end values); more preferably, between 150 nm and 350 nm (including end values). If the thickness of the third layer is less than 50 nm, the anti-electrostatic discharge capability of the semiconductor device1becomes inferior, and the forward voltage of the semiconductor device1becomes higher.

In some embodiments, the first conductive type semiconductor region20further comprises a sixth semiconductor structure (not shown in the drawings) located between the active region40and the fifth semiconductor structure25. The sixth semiconductor structure comprises a first intermediate layer (not shown in the drawings) and/or a second intermediate layer (not shown in the drawings) located on the first intermediate layer. In an embodiment, the materials of the first intermediate layer and the second intermediate layer are substantially identical. In the present embodiment, the materials of the first intermediate layer and the second intermediate layer comprise InAlGaN; preferably, the content of indium of the first intermediate layer is not greater than the content of indium of the second intermediate layer. In an embodiment, the first intermediate layer and/or the second intermediate layer is doped or undoped (namely, unintendedly doped). The first intermediate layer comprises a first dopant having a doping concentration, the second intermediate layer comprises another first dopant having a doping concentration, and the doping concentration of the first dopant of the first intermediate layer is less than the doping concentration of the other first dopant of the second intermediate layer. In the present embodiment, the first dopants of the first intermediate layer and the second intermediate layer are identical and comprise silicon. The concentration of the first dopant of the first intermediate layer is not less than 1×1017/cm3, preferably, not greater than 1×1018/cm3. The concentration of the first dopant of the second intermediate layer is not less than 5×1017/cm3, preferably, not greater than 5×1018/cm3.

In some embodiments, the sixth semiconductor structure comprises a semiconductor lamination structure (not shown in the drawings) located between the active region40and the fifth semiconductor structure25, or located between the second intermediate layer and the active region40. The semiconductor lamination structure comprises first semiconductor layers (not shown in the drawings) and second semiconductor layers (not shown in the drawings) alternately arranged, wherein a first semiconductor layer and a second semiconductor layer, which are adjacent to each other, are considered as a pair. In an embodiment, the first semiconductor layers and/or the second semiconductor layers are doped or undoped (namely, unintendedly doped). A first semiconductor layer and a second semiconductor layer comprise III-V group semiconductor materials, such as InAlGaN series materials. The energy level of the first semiconductor layer in a pair is higher than the energy level of the second semiconductor layer in the pair. The first semiconductor layer comprises, such as AlmInnGa1-m-nN, wherein 0≤m≤1, 0≤n≤1, and the second semiconductor layer comprises AlpInqGa1-p-qN, wherein 0≤p≤1, 0≤q≤1, and wherein m>p, n<q. In an embodiment, the first semiconductor layer comprises GaN or AlGaN, and the second semiconductor layer comprises InGaN. In an embodiment, the first semiconductor layer comprises GaN or AlGaN and is doped with the first dopant, and the second semiconductor layer comprises doped or undoped InGaN. In an embodiment, the first semiconductor layer comprises a first sub-layer (not shown in the drawings) and a second sub-layer (not shown in the drawings) located on the first sub-layer. The material of the first sub-layer comprises AlniGai_niN, wherein 0≤n1<1. The material of the second sub-layer comprises Aln2Ga1-n2N, wherein 0≤n2<1. In an embodiment, the materials of the first sub-layer and the second sub-layer are substantially identical, such as GaN. In am embodiment, the first sub-layer and/or the second sub-layer are doped or undoped (namely, unintendedly doped). In an embodiment, the first sub-layer is doped, and the second sub-layer is undoped. In an embodiment, the first sub-layer and the second sub-layer respectively comprise a dopant, the concentration of the dopant in the second sub-layer is greater than the concentration of the dopant in the first sub-layer. In another embodiment, a third sub-layer between the first sub-layer and the second sub-layer may be further disposed, and the material of the third sub-layer comprises Aln3Ga1-n3N, wherein 0≤n3<1. In the present embodiment, the material of the third sub-layer is doped or undoped (namely, unintendedly doped), preferably, the third sub-layer is undoped. In an embodiment, each of the second semiconductor layers comprises one of III group elements, and the contents of III group elements of the second semiconductor layers close to the active region40are higher than the contents of III group elements of the second semiconductor layers away from the active region40. In the present embodiment, III group elements comprise indium. Since the semiconductor device1of the present embodiment comprises a sixth semiconductor structure, the luminous efficiency of the semiconductor device1may be further increased.

Referring toFIG.1, in some embodiments, the first electrode50is located above the first conductive type semiconductor region20. In some embodiments, by removing a portion of the second conductive type semiconductor region30and a portion of the active region40with an etching process, a surface21A of a portion of the first semiconductor structure21is exposed and the first electrode50is in direct contact with the surface21A of the first semiconductor structure21. In some embodiments, in the etching process, a portion of the fifth semiconductor structure25of the first conductive type semiconductor region20and/or the first semiconductor structure21is further removed down to a depth. The surface21A of a portion of the first semiconductor structure21is exposed and the surface21A is not overlapped with the active region40in the epitaxial growth direction G. The first electrode50is in direct contact with the surface21A of the first semiconductor structure21. In an embodiment, the surface21A of the first semiconductor structure21is the surface of the first layer211and the first electrode50is in direct contact with the surface of the first layer211of the first semiconductor structure21. In another embodiment, the surface21A of the first semiconductor structure21is the surface of the second layer212and the first electrode50is in direct contact with the surface of the second layer212of the first semiconductor structure21.

FIG.5is a cross-sectional view of a semiconductor device2in accordance with another embodiment of the present disclosure.FIG.6is a diagram of the element concentration and the ionic strength relating to the depth of a partial epitaxial structure of the semiconductor device2in accordance with an embodiment of the present disclosure, and the diagram is obtained from the analysis of secondary ion mass spectrometer (SIMS). InFIG.6, the horizontal axis coordinate shows the depth toward the direction of the substrate10from the surface of epitaxial structure of the semiconductor device, the left vertical axis coordinate shows the concentrations of each of the dopants in each of the layers of the epitaxial structure, and the right vertical axis coordinate shows the strength of the III group elements (corresponding to the relative amount of III group elements) contained in the III-V group materials of each of the layers. The structures of the semiconductor device2and the semiconductor device1are similar, and the difference is that, in the first conductive type semiconductor region20, a third semiconductor structure23between the first semiconductor structure21and the second semiconductor structure22is further disposed, and a fourth semiconductor structure24between the first semiconductor structure21and the third semiconductor structure23is further disposed. In the following content, similar structure contents between the semiconductor device2and the semiconductor device1may be replaced or shared with each other. The differences between the semiconductor device2and the semiconductor device1will be described in detail in the following.

Referring toFIG.5andFIG.6, in some embodiments, the second semiconductor structure22comprises a first dopant. In some embodiments, the first dopant in the second semiconductor structure22has a second doping concentration S2. In some embodiments, the second doping concentration S2is less than the first doping concentration51of the first semiconductor structure21. In some embodiments, the second doping concentration S2is not greater than 3×1019/cm3. In some embodiments, the second doping concentration S2of the second semiconductor structure22is between 1×1018/cm3and 2×1019/cm3.

In some embodiments, the material of the third semiconductor structure23comprises AlwGa1-wN, wherein 0≤w≤0.5, in some embodiments, 0≤w≤0.05, and in some embodiments, w can substantially equal to 0. In some embodiments, the material of the third semiconductor structure23comprises GaN.

In some embodiments, the third semiconductor structure23comprises a first dopant, and the doping concentration of the first dopant in the third semiconductor structure23is not less than the first doping concentration S1. In some embodiments, the first semiconductor structure21, the second semiconductor structure22, the third semiconductor structure23and the fourth semiconductor structure24comprise a second dopant, respectively. In some embodiments, the second dopant comprises carbon (C), hydrogen (H), oxygen (O), or the combination thereof. In an embodiment, the second dopant in the first semiconductor structure21has a third doping concentration C1, the second dopant in the second semiconductor structure22has a fourth doping concentration C2, and the second dopant in the third semiconductor structure23has a fifth doping concentration C3, wherein the fourth doping concentration C2has a peak value P2, the peak value P2is greater than the fifth doping concentration C3and the third doping concentration C1, and/or the fifth doping concentration C3is greater than the third doping concentration C1. In some embodiments, the third semiconductor structure23has a fourth thickness between 50 nm and 300 nm (including end values), for example, between 100 nm and 200 nm. In some embodiments, as shown inFIG.5andFIG.6, the material of the fourth semiconductor structure24comprises AlvGa1-v, wherein 0≤v≤1, in some embodiments, 0≤v≤0.5, in some embodiments, 0≤v≤0.1, and in some embodiments, 0≤v≤0.01. In some embodiments, the content of aluminum in the materials of the fourth semiconductor structure24is not less than the content of aluminum of the first semiconductor structure21, preferably, not less than the content of aluminum of the second layer212of one pair of the stack210of the first semiconductor structure21. In some embodiments, the content of aluminum in the materials of the fourth semiconductor structure24is not greater than the content of aluminum of the second semiconductor structure22. In some embodiments, the fourth semiconductor structure24comprises a first dopant, the doping concentration of the first dopant in the fourth semiconductor structure24is not less than the first doping concentration S1and/or greater than the second doping concentration S2. In some embodiments, the fourth semiconductor structure24has a fifth thickness between 50 nm and 400 nm (including end values), for example, between 150 nm and 350 nm (including end values). With high fourth doping concentration C2in the second semiconductor structure22, epitaxial quality of the second semiconductor structure22becomes inferior, which has the effects of stress relief, so the better epitaxial quality of the third semiconductor structure23located on the second semiconductor structure22can be achieved after stress relief. With better epitaxial quality of the third semiconductor structure23, the quality of each of the epitaxial layers thereon can be enhanced, and then the luminance of the semiconductor device2can be increased.

In some embodiments, interface regions I are between the first layers211and the second layers212of each of the pairs of the stack210. The peak value P1of the first doping concentration S1in the stack210is formed inside the interface region I. The ratio of the maximum value (i.e. the peak value P1) to the minimum value of the first doping concentration S1in the stack210is not greater than 10; preferably, not less than 1.1; preferably, between 1.2 and 5 (including end values). In some embodiments, the first doping concentration S1is not less than 1×1018/cm3, or not greater than 1×1020/cm3; preferably, the first doping concentration S1is between 5×1018/cm3and 5×1019/cm3(including end values); and preferably, the first doping concentration S1is between 1×1019/cm3and 2×1019/cm3(including end values). If the first doping concentration S1is greater than 1×1020/cm3, the epitaxial quality becomes inferior because of the excessive doping concentration, which makes the resistances of the first layer211and the second layer212higher, so the forward voltage of the semiconductor device2is increased and the anti-electrostatic discharge capability of the semiconductor device2is decreased. If the first doping concentration S1is lower than 1×1018/cm3, the current dispersion of the semiconductor device2also becomes inferior, the forward voltage of the semiconductor device2is increased and the luminance efficiency of the semiconductor device2is decreased. The interface region I comprises a region of the junction of the first layer211and the second layer212. In an embodiment, the interface region I comprises a region, which is one-third of the thickness of the second layer212and/or the first layer211from the two sides of the junction of the second layer212and the first layer211.

In some embodiments, any one of III group elements in the materials of the first layer211and/or the second layer212is in the form of a dopant and exists in the composition of the materials. The doping concentration of III group elements of the first layer211is different from the doping concentration of III group elements of the second layer212, and the doping concentrations of III group elements of the first layer211and/or the second layer212is less than 1×1020/cm3; preferably, between 1×1019/cm3and 1×1020/cm3(including end values). In some embodiments, the doping concentration of III group elements of the first layer211is less than the doping concentration of III group elements of the second layer212. In an embodiment, when the dopant of one of the first layer211and the second layer212is one of III group elements, the other of the first layer211and the second layer212is substantially not doped with III group elements. In an embodiment, the materials of the first layer211and/or the second layer212is GaN or InGaN, and the III group element of the dopants of the first layer211and/or the second layer212is aluminum (Al). In an embodiment, the materials of the first layer211and/or the second layer212is GaN or AlGaN, and the III group element of the dopants of the first layer211and/or the second layer212is indium (In).

Referring toFIG.6again, the first semiconductor structure21and the second semiconductor structure22comprise a second dopant, respectively. In some embodiments, the third doping concentration C1of the second dopant of the first semiconductor structure21is not greater than 1×1017/cm3, for example, less than 5×1016/cm3. In some embodiments, the fourth doping concentration C2of the second dopant of the second semiconductor structure22is greater than 1×1017/cm3; preferably, not greater than 1×1021/cm3. In some embodiments, the fourth doping concentration C2is between 1×1019/cm3and 1×1020/cm3(including end values). In some embodiments, if the second semiconductor structure22does not exist in the first conductive type semiconductor region20, the anti-electrostatic discharge capability of the semiconductor device2is decreased.

In some embodiments, since the first doping concentration S1of the first dopant in the first semiconductor structure21has a peak value P1in the interface region I between the first layer211and the second layer212, current dispersion effects on the first conductive type semiconductor region20may be enhanced. In addition, the fourth doping concentration C2of the second dopant in the second semiconductor structure22is higher than the third doping concentration C1of the second dopant in the first semiconductor structure21, and the semiconductor device2has both of higher luminous efficiency and lower forward voltage. In some embodiments, which are similar to the embodiment of the semiconductor device1, the second semiconductor structure22may modulate the differences between the first semiconductor structure21and the buffer structure200. With the modulation of materials, the modulation of dopants, the modulation of structures or the modulation of epitaxial conditions of the second semiconductor structure22, the differences between the first semiconductor structure21and the buffer structure200are reduced. For example, when the material composition of aluminum of the buffer structure200is higher and the material composition of aluminum of the first semiconductor structure21is lower, the percentage of aluminum of the second semiconductor structure22is adjusted between the percentages of aluminum of the buffer structure200and that of the first semiconductor structure21such that the stress between the buffer structure200and the first semiconductor structure21is adjusted and offset. For example, due to the temperature of epitaxy and the difference of substrate lattice, more epitaxial defects in the buffer structure200are caused. To avoid the epitaxial defects from extending into the first semiconductor structure21, a second semiconductor structure22is inserted between the buffer structure200and the first semiconductor structure21to reduce stress, and the epitaxial defects extended toward the first semiconductor structure21are blocked. The second semiconductor structure22can reduce stress by adjusting sources of growth species of III group and V group, growing pressure, growing temperature or thickness of the second semiconductor structure22, so the epitaxial quality is enhanced. With better epitaxial quality, the leakage current (Ir) of the semiconductor device2is improved, and the anti-electrostatic discharge capability of the semiconductor device2is increased.

In some embodiments, the second semiconductor structure22comprises InAlGaN series materials. In some embodiments, by adjusting a precursor ratio of V group to III group, changing epitaxial growth rate, or changing epitaxial growth temperature or growth pressure, the doping concentration of the second dopant of the second semiconductor structure22is adjusted. For example, by increasing the precursor ratio of V group to III group, reducing epitaxial growth rate, or lowering the growth temperature of the second semiconductor structure22such that the growth temperature of the second semiconductor structure22is lower than that of the buffer structure200or the first semiconductor structure21, the second dopant of the second semiconductor structure22has higher fourth doping concentration C2. Accordingly, surface linear epitaxial defects of the semiconductor device2generated in epitaxial process are reduced and the epitaxial quality is enhanced.

In the present disclosure, the substrates10of the semiconductor device1and the semiconductor device2in accordance with any one of the embodiments have a sufficient thickness to support the layers and the structures located thereon, for example, not less than30and preferably, not greater than300The substrate10comprises GaAs wafer used to epitaxially grow AlGaInP, or Al2O3wafer, GaN wafer, SiC wafer or AlN wafer used to grow GaN, InGaN or AlGaN. Alternatively, the substrate10is a supporting substrate, comprising: conductive material such as silicon (Si), aluminum (Al), copper (Cu), tungsten (W), molybdenum (Mo), gold (Au), silver (Ag), silicon carbide (SiC) or alloy of abovementioned elements; thermally conductive material, such as diamond, graphite, ceramic material (e.g. AlN ceramic material or BeO ceramic material) or aluminum nitride; or transparent material, such as glass or sapphire. The growth substrate originally used to grow an epitaxial lamination may be optionally removed based on the application needs, and then the epitaxial lamination is transferred to the abovementioned supporting substrate. In an embodiment, a surface of the substrate10in contact with the epitaxial lamination has a roughened surface. The roughened surface may be a surface having an irregular form or a regular form. For example, the substrate10comprises one or more featured parts (not shown in the drawings) extruding or depressing on the top surface of the substrate10. The shape of the featured part can be a hemisphere shape, a cone shape, or a multilateral cone shape. In other embodiments, the surface of the substrate10in contact with the epitaxial lamination is a flat surface.

In any one of the embodiments of the present disclosure, the method of epitaxial growth comprises metal-organic chemical vapor deposition (MOCVD), hydride vapor phase epitaxy (HVPE), molecular beam epitaxy (MBE), physical vapor deposition (PVD) or liquid-phase epitaxy (LPE). Preferably, the method of performing epitaxial growth comprises metal-organic chemical vapor deposition (MOCVD). Then, a platform on the epitaxial lamination is formed by etching process and the surface21A of the first conductive type semiconductor region20is exposed.

By changing the physical composition and chemical composition of one or more layers in the epitaxial lamination (such as the first conductive type semiconductor region20, the second conductive type semiconductor region30and the active region40), the light-emitting wavelengths of the semiconductor device1and semiconductor device2are adjusted. The materials of the epitaxial lamination comprise III-V group semiconductor materials, such as AlInGaP materials, InGaN series materials, AlGaN series materials or InAlGaN series materials. When the material of the active region40comprises AlInGaP materials, red light having a wavelength range between 610 nm and 650 nm or green light having a wavelength range between 530 nm and 570 nm can be emitted. When the material of the active region40comprises InGaN series materials, blue light having a wavelength range between 400 nm and 490 nm, cyan light having a wavelength range between 490 nm and 530 nm or green light having a wavelength range between 530 nm and 570 nm can be emitted. When the material of the active region40comprises AlGaN series materials or InAlGaN series materials, ultraviolet light having a wavelength range between 400 nm and 250 nm can be emitted.

The first conductive type semiconductor region20and the second conductive type semiconductor region30can be a cladding layer. The first conductive type semiconductor region20and the second conductive type semiconductor region30have different conductive types, electrical properties, or polarities. Alternatively, the first conductive type semiconductor region20and the second conductive type semiconductor region30provide electrons or electron holes according to the doping element. For example, the first conductive type semiconductor region20is an n-type semiconductor, and the second conductive type semiconductor region30is a p-type semiconductor. The active region40is formed between the first conductive type semiconductor region20and the second conductive type semiconductor region30. Driven by a current, electrons and electron holes recombine in the active region40, and electrical energy is converted into light energy to emit a light. The active region40may be a single heterostructure (SH), a double heterostructure (DH), a double-side double heterostructure (DDH) or a multi-quantum well (MQW). The material of the active region40may be an intrinsic, p-type or n-type semiconductor. The first conductive type semiconductor region20, the second conductive type semiconductor region30or the active region40may be a single-layer structure or a multilayer structure.

In the present disclosure, the buffer structures200of the semiconductor device1and the semiconductor device2in accordance with any one of the embodiments are located between the substrate10and the first conductive type semiconductor region20. The disposal of the buffer structure200is to reduce defects and to enhance the quality of epitaxial layer grown on the buffer structure200. The buffer structure200comprises a single layer or a multilayer (not shown in the drawings). In an embodiment, the buffer structure200comprises AliGa1-iN, wherein 0≤i≤1. In an embodiment, the material of the buffer structure200comprises GaN. In another embodiment, the material of the buffer structure200comprises AlN. The method of forming a buffer structure may be metal-organic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), hydride vapor phase epitaxy (HVPE) or physical vapor deposition (PVD). Physical vapor deposition (PVD) comprises sputtering coating or electron beam evaporation. When the buffer structure200comprises a layer (not shown in the drawings) of a multilayer, the layer comprises identical materials or different materials. In an embodiment, the buffer structure comprises two layers, wherein the growth method of the first layer is sputtering coating, and the growth method of the second layer is metal-organic chemical vapor deposition (MOCVD). In an embodiment, the buffer structure additionally comprises a third layer, wherein the growth method of the third layer is metal-organic chemical vapor deposition (MOCVD), and the growth temperature of the second layer is higher or lower than that of the third layer. In an embodiment, the first layer, the second layer and the third layer comprise an identical material, such as aluminum nitride (AlN). Alternatively, the first layer, the second layer and the third layer comprise different materials, such as the combination of aluminum nitride (AlN), gallium nitride (GaN) and aluminum gallium nitride (AlGaN). In other embodiments, the buffer structure comprises physical vapor deposition-aluminum nitride (PVD-AlN) and the target material used to form physical vapor deposition-aluminum nitride (PVD-AlN) is composed of aluminum nitride (AlN). Alternatively, aluminum nitride is reactively formed in nitrogen source atmosphere with the target material composed of aluminum.

In an embodiment, the buffer structure200may be undoped (namely, unintendedly doped). In another embodiment, the buffer structure200comprises a dopant, such as silicon (Si), carbon (C), hydrogen (H), oxygen (O) or the combination thereof, and the concentration of the dopant in the buffer structure200is not less than 1×1017/cm3. In some embodiments, when the buffer structure200comprises a multilayer and comprises a first dopant, the concentration of the first dopant of one layer close to the second semiconductor structure22is higher than the concentration of the first dopant of one layer away from the second semiconductor structure22. For example, the concentration of the first dopant of one layer close to the first conductive type semiconductor region20is greater than 1×1018/cm3, and the concentration of the first dopant of one layer away from the first conductive type semiconductor region20is less than 1×1017/cm3.

In the present disclosure, the active regions40in the semiconductor device1and the semiconductor device2in accordance with any one of the embodiments comprise well layers (not shown in the drawings) and barrier layers (not shown in the drawings) alternately arranged. Each of the barrier layers has an energy level and each of the well layers has an energy level. In an embodiment, an energy level of one of the barrier layers is not lower than an energy level of one of the well layers and is preferably higher than an energy level of one of the well layers. Preferably, energy levels of each of the barrier layers are not lower than energy levels of each of the well layers and are preferably higher than energy levels of each of the well layers. The well layers comprise III-V group semiconductor materials. In the present embodiment, the well layers comprise InfGa1-fN, wherein 0≤f≤1. The barrier layer comprises AlhGa1-hN, wherein 0≤h≤1, in an embodiment, 0≤h≤0.6. In an embodiment, the barrier layer comprises a single layer or a multilayer, and the content of aluminum in the barrier layer gradually decreases toward the direction away from the first conductive type semiconductor region20. In an embodiment, a portion or all of the barrier layer comprise a dopant, and the concentration of the dopant in the barrier layer gradually increases toward the direction away from the first conductive type semiconductor region20. The thicknesses of each of the barrier layers are greater than a thickness of one of the well layers. Preferably, the thicknesses of each of the barrier layers are greater than the thicknesses of each of the well layers. Preferably, the thicknesses of each of the barrier layers are not greater than 15 nm and not less than 3 nm. The thicknesses of each of the well layers are not greater than 5 nm and not less than 1 nm. A single well layer and a single barrier layer adjacent thereof are considered as one pair. The number of pairs of the well layers and the barrier layers is not less than 4 and is preferably not greater than 15. In other embodiments, an intermediate layer (not shown in the drawings) may be further disposed between the barrier layer and the well layer, and the material of the intermediate layer comprises GaN or AlGaN.

In the present disclosure, the second conductive type semiconductor regions30in the semiconductor device1and the semiconductor device2in accordance with any one of the embodiments comprise a third dopant, and the third dopant comprises magnesium (Mg).

In the present disclosure, the second conductive type semiconductor regions30of the semiconductor device1and the semiconductor device2in accordance with any one of the embodiments comprise a seventh semiconductor structure31. The seventh semiconductor structure31comprises III-V group semiconductor materials, such as AlrGa1-rN, wherein 0≤r≤1. In an embodiment, the seventh semiconductor structure31comprises an electron barrier layer (not shown in the drawings) and a carrier injection layer (not shown in the drawings) located between the electron barrier layer and the active region40. In an embodiment, the material of the carrier injection layer comprises GaN, InGaN, AlGaN or InAlGaN. The material of the electron barrier layer comprises AlGaN, and the energy level of the electron barrier layer is higher than an energy level of one of the barrier layers of the active region40and/or higher than the energy level of the carrier injection layer. The thickness of the seventh semiconductor structure31is greater than 20 nm and preferably not greater than 300 nm. In some embodiments, the doping concentration of the third dopant in the seventh semiconductor structure31is greater than 1×1017/cm3and/or not greater than 1×1021/cm3.

In the present disclosure, the second conductive type semiconductor region30of the semiconductor device1and the semiconductor device2in accordance with any one of the embodiments further comprises a contact layer32. The second electrode60is in direct contact with the contact layer32. In some embodiments, the doping concentration of the third dopant in the contact layer32is not less than 1×1018/cm3, preferably not less than 1×1019/cm3, and more preferably between 1×1019/cm3and 1×1021/cm3(including end values). In an embodiment, the doping concentration of the third dopant in the contact layer32is greater than, equal to or less than the doping concentration of the third dopant in the seventh semiconductor structure31. The material of the contact layer32is selectively adjusted depending on the materials or wavelength emitted of the active region40. The material of the contact layer32comprises III-V group semiconductor materials, such as IngAleGa1-g-eN, wherein 0≤e≤1, 0≤g≤1. In an embodiment, when the material of the active region40comprises InGaN series materials, blue light of a wavelength between 400 nm and 490 nm, cyan light of a wavelength between 490 nm and 530 nm or green light of a wavelength between 530 nm and 570 nm may be emitted, and the contact layer comprises GaN, InGaN or InAlGaN. When the material of the active region40comprises AlGaN series materials or InAlGaN series materials, ultraviolet light of a wavelength between 400 nm and 250 nm may be emitted, and the contact layer comprises AlGaN or InAlGaN. The thickness of the contact layer32is less than the thickness of the second conductive type semiconductor region30. The thickness of the contact layer is not greater than 15 nm and preferably not less than 5 Å.

In the present disclosure, the seventh semiconductor structures31of the semiconductor device1and the semiconductor device2in accordance with any one of the embodiments further comprise an aluminum-containing layer (not shown in the drawings). In some embodiments, the aluminum-containing layer is located between the electron barrier layer and the contact layer32. In other embodiments, the aluminum-containing layer is located between the electron barrier layer and the active region. In addition, in a specific embodiment, an energy level of the aluminum-containing layer is higher than an energy level of one of the barrier layers of the active region40and/or higher than an energy level of the electron barrier layer. In an embodiment, an electron blocking region comprises a first electron blocking layer of a single layer. The material of the first electron blocking layer comprises InmAlqGa1-m-qN, wherein 0≤m≤1, 0≤q≤1, and preferably, 0≤m≤0.005, 0<q≤0.5. In another embodiment, the electron blocking region comprises first electron blocking layers (not shown in the drawings) and second barrier layers (not shown in the drawings) alternately arranged, wherein the energy levels of each of the first electron blocking layers are higher than the energy levels of the second barrier layers. The second barrier layers comprise InlAlkGa1-l-kN, wherein 0≤l≤1, 0≤k≤1, and preferably, k≤q. A first electron blocking layer and a second barrier layer adjacent thereof are considered as one pair. In one embodiment, the number of pairs of the first electron blocking layers and the second barrier layers are between 3 and 10 (including end values). In the present embodiment, the materials of the first electron blocking layers are substantially identical. The materials of the second barrier layers are identical. In another embodiment, the first electron blocking layers comprise different materials. The first electron blocking layers and the second barrier layers alternately arranged may increase the luminous efficiency of the semiconductor device.

In the present disclosure, the first electrodes50and the second electrodes60of the semiconductor device1and the semiconductor device2in accordance with any one of the embodiments are used to connect with an external power source and to conduct the current between the first electrode50and the second electrode60. The materials of the first electrode50and the second electrode60comprise a transparent conductive material or a metallic material. The transparent conductive material comprises transparent conductive oxide, comprising indium tin oxide (ITO), indium oxide (InO), tin oxide (SnO), cadmium tin oxide (CTO), antimony tin oxide (ATO), aluminum zinc oxide (AZO), zinc tin oxide (Zn2SnO4, ZTO), gallium doped zinc oxide (GZO), tungsten doped indium oxide (IWO), zinc oxide (ZnO) or indium zinc oxide (IZO). The metallic material comprises chromium (Cr), gold (Au), aluminum (Al), copper (Cu), silver (Ag), tin (Sn), nickel (Ni), rhodium (Rh), platinum (Pt), germanium gold nickel (GeAuNi), titanium (Ti), beryllium gold (BeAu), germanium gold (GeAu), or zinc gold (ZnAu). In some embodiments, the first electrode50and/or the second electrode60are a single layer or a structure comprising a multilayer, for example, comprising Ti/Au layer, Ti/Al layer, Ti/Pt/Au layer, Cr/Au layer, Cr/Pt/Au layer, Ni/Au layer, Ni/Pt/Au layer, Ti/Al/Ti/Au layer, Cr/Ti/Al/Au layer, Cr/Al/Ti/Au layer, Cr/Al/Ti/Pt layer, Cr/Al/Cr/Ni/Au layer, or the combination thereof.

In an embodiment, the first electrode50and the second electrode60are located on two opposite sides of the substrate10, respectively. In the present embodiment, the substrate10comprises a conductive material.

If the semiconductor device1and the semiconductor device2in accordance with any one of the embodiments comprise a light-emitting diode or a laser diode, the peak wavelengths of light emitted from the semiconductor device1and the semiconductor device2are in the visible spectrum or in the invisible spectrum, and preferably, in the green light spectrum, the blue light spectrum or the ultraviolet light spectrum. Preferably, the range of the peak wavelengths is between 250 nm and 570 nm (including end values), and preferably, between 350 nm and 480 nm (including end values).

In another embodiment of the present disclosure, the devices or the structures in the abovementioned embodiments may be changed or combined with each other.

It is noted that each of the embodiments listed in the present application is merely used to describe the present application, not limiting the scope of the present application. It will be apparent to any one that obvious modifications or variations can be made to the devices in accordance with the present disclosure without departing from the spirit and scope of the present application. Identical or similar components in different embodiments or the components having identical reference numerals in different embodiments have identical physical properties or chemical properties. In addition, under suitable circumstances, the above-mentioned embodiments in the present application may be combined or replaced with each other, not limiting to the specific embodiments described above. In an embodiment, the connecting relationship of the specific component and other component described in detail may also be applied into other embodiments, falling within the scope of the following claims and their equivalents of the present application.