Method for integrating high-k dielectrics in transistor devices

Methods are disclosed that fabricating semiconductor devices with high-k dielectric layers. The invention removes portions of deposited high-k dielectric layers not below gates and covers exposed portions (e.g., sidewalls) of high-k dielectric layers during fabrication with an encapsulation layer, which mitigates defects in the high-k dielectric layers and contamination of process tools. The encapsulation layer can also be employed as an etch stop layer and, at least partially, in comprising sidewall spacers. As a result, a semiconductor device can be fabricated with a substantially uniform equivalent oxide thickness.

FIELD OF INVENTION

The present invention relates generally to semiconductor devices and more particularly to methods for fabricating high-k dielectrics and integrating high-k dielectrics into semiconductor device fabrication.

BACKGROUND OF THE INVENTION

Field effect transistors (FETs) are widely used in the electronics industry for switching, amplification, filtering, and other tasks related to both analog and digital electrical signals. Most common among these are metal-oxide-semiconductor field-effect transistors (MOSFET or MOS), in which a gate is energized to create an electric field in an underlying channel region of a semiconductor body, by which electrons are allowed to travel through the channel between a source region and a drain region of the semiconductor body. Complementary MOS (CMOS) devices have become widely used in the semiconductor industry, wherein both n-channel and p-channel (NMOS and PMOS) transistors are used to fabricate logic and other circuitry.

The source and drain are typically formed by adding dopants to targeted regions of a semiconductor body on either side of the channel. A gate structure is formed above the channel, having a gate dielectric formed over the channel and a gate electrode above the gate dielectric. The gate dielectric is an insulator material, which prevents large currents from flowing into the channel when a voltage is applied to the gate electrode, while allowing such an applied gate voltage to set up an electric field in the channel region in a controllable manner. Conventional MOS transistors typically include a gate dielectric formed by growing silicon dioxide (SiO2) over a silicon wafer surface, with doped polysilicon formed over the SiO2to act as the gate electrode.

Continuing trends in semiconductor device manufacturing include reduction in electrical device feature sizes (scaling), as well as improvements in device performance in terms of device switching speed and power consumption. MOS transistor performance may be improved by reducing the distance between the source and the drain regions under the gate electrode of the device, known as the gate or channel length, and by reducing the thickness of the layer of gate oxide that is formed over the semiconductor surface. However, there are electrical and physical limitations on the extent to which thickness of SiO2gate dielectrics can be reduced. For example, very thin SiO2gate dielectrics are prone to large gate tunneling leakage currents resulting from direct tunneling through the thin gate oxide. In addition, there are conventional limitations on the ability to form such thin oxide films with uniform thickness. Furthermore, thin SiO2gate dielectric layers provide a poor diffusion barrier to dopants, for example, and may allow high boron dopant penetration into the underlying channel region of the silicon during device fabrication.

Recent MOS transistor scaling efforts have accordingly focused on high-k dielectric materials having dielectric constants greater than that of SiO2(e.g., greater than about 3.9), which can be formed in a thicker layer than scaled SiO2, and yet which produce equivalent field effect performance. The relative electrical performance of such high-k dielectric materials is often expressed as equivalent oxide thickness (EOT), because the high-k material layer may be thicker, while still providing the equivalent electrical effect of a much thinner layer of SiO2. Since the dielectric constant “k” is higher than silicon dioxide, a thicker high-k dielectric layer can be employed to mitigate tunneling leakage currents, while still achieving the equivalent electrical performance of a thinner layer of thermally grown SiO2.

The performance and reliability of the resulting MOS transistors is dependent upon the quality of the high-k gate dielectric material, including the bulk high-k material and also the quality of the interface region between the high-k gate dielectric material and the underlying silicon. Unlike SiO2, which may be formed by thermal oxidation (growth process), high-k dielectrics are typically deposited over the semiconductor substrate, using chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), or other deposition processes. While the macroscopic composition (e.g., stoichiometry) of these materials may be controlled to a certain extent during such deposition processes, stoichiometric composition variations within the film may degrade device performance.

In addition, the above deposition techniques often create high-k dielectric films having defects that affect transistor performance. Such defects may include oxygen vacancies, and/or other point defects affecting leakage through the gate dielectric. Furthermore, certain deposition processes (e.g., CVD, ALD, etc.) may introduce impurities (e.g., C, OH, H, etc.) into the deposited high-k dielectric film, which also degrade device performance. Moreover, the deposited film may not be of optimal density, wherein sub par performance may result in absent atomic rearrangement or realignment. Accordingly, there is a need for improved gate dielectric fabrication techniques by which high quality gate dielectrics and interfaces can be achieved.

The integration of high-k films into the CMOS fabrication flow poses significant challenges. All high-k films under investigation have in their composition one or more metallic elements that are not currently being used during the front end of the line portion of the device fabrication flow (e.g. Hf, Zr, Al, La, Y, Ba, Sr, Ti, Gd, Ta, Nb, Pb, Bi among others). The presence of a new metallic element on the wafer surface at an early stage of the device fabrication flow, as it is the case when high-k films are used as the gate dielectric of a CMOS device, poses a significant threat of cross contamination for the FEOL processes and tools. In particular, wet treatments and thermal processes can be jeopardized by metallic contamination. It is desirable that the introduction of high-k to the CMOS fabrication lines does not disrupt other processes. Moreover, it is desirable that the wet and thermal treatments used for CMOS device fabrication do not degrade the high-k films. An approach to integrate high-k films to the CMOS fabrication flow that mitigates the risk of cross contamination of the fabrication line and that mitigates the degradation of the high-k film is desirable.

SUMMARY OF THE INVENTION

The present invention provides systems and methods that facilitate semiconductor fabrication by integrating high-k dielectric layers into a process flow. The invention removes portions of deposited high-k dielectric layers not below gates and covers exposed portions (e.g., sidewalls) of high-k dielectric layers during fabrication with an encapsulation layer, which mitigates defects in the high-k dielectric layers and contamination of process tools. The encapsulation layer can also be employed as an etch stop layer and, at least partially, in comprising sidewall spacers.

A device of the present invention is fabricated by forming a high-k dielectric layer over a semiconductor substrate. An electrode material, such as polysilicon, is then formed on the high-k dielectric layer. The electrode material and the dielectric layer are then patterned, in separate patterning processes in one example, to form gate structures. The exposed high-k at the sidewall is encapsulated. Subsequently, extension regions are formed. In contrast, conventional devices typically form extension regions without patterning the dielectric layer. Other processing, including sidewall spacer formation and source/drain implants, are also performed. As a result, a semiconductor device can be fabricated with a substantially uniform equivalent oxide thickness.

The following description and annexed drawings set forth in detail certain illustrative aspects and implementations of the invention. These are indicative of but a few of the various ways in which the principles of the invention may be employed.

DETAILED DESCRIPTION OF THE INVENTION

One or more implementations of the present invention will now be described with reference to the attached drawings, wherein like reference numerals are used to refer to like elements throughout, and wherein the devices and structures illustrated in the figures are not necessarily drawn to scale.

The present invention provides systems and methods that facilitate semiconductor fabrication by integrating high-k dielectric layers into a process flow. The invention removes portions of deposited high-k dielectric layers not below gates (e.g., source/drain regions) and covers exposed portions (e.g., sidewalls) of high-k dielectric layers during fabrication with an encapsulation layer, which mitigates defects in the high-k dielectric layers and contamination of process tools. The encapsulation layer can also be employed as an etch stop layer and, at least partially, in comprising sidewall spacers.

Semiconductor fabrication processes for conventional metal oxide semiconductor (MOS) devices and conventional complementary metal oxide semiconductor (CMOS) devices that employ high-k dielectrics can create defects in the dielectrics that negatively impact performance of these devices.FIG. 1is a cross sectional view illustrating a conventional MOS transistor device and defects that can be introduced by the fabrication process. Isolation structures112and well regions118are formed in a semiconductor substrate104. A high-k dielectric layer120is formed on the semiconductor substrate104by depositing a high-k dielectric material over the device. Then, polysilicon is deposited on the high-k dielectric and etched to form a polysilicon gate140on the high-k dielectric layer120. However, the high-k dielectric layer120is not substantially etched and remains exposed in areas not covered by the polysilicon gate140.

Subsequently, a liner oxide160is grown by a suitable polysilicon oxidation process. As a result, a number of problems can occur. Generally, the high-k dielectric material facilitates oxide growth in any process that include oxygen in the process or atmosphere. Growing the liner oxide160can therefore result in undesirable oxide formation on or in an interface between the high-k dielectric layer120and the polysilicon gate140, resulting in unwanted oxide or bird-beak like regions170. These oxide regions170can alter the equivalent oxide thickness (EOT) of the high-k dielectric layer120from a desired/selected value, thereby negatively impacting device operation and performance. Additionally, unwanted oxide regions can also be formed below the high-k dielectric layer120in the substrate.

It is appreciated by the inventors of the present invention that exposed portions of the high-k dielectric layer120also can degrade semiconductor fabrication tools (not shown) by, for example, introducing contaminants to the fabrication tools during the liner oxide160formation and in later processing. Finally, the exposed portions of the high-k dielectric layer120can also be contaminated by later processing steps, including source/drain regions150formation and annealing operations. Sidewall spacers (not shown) are also typically formed.

Turning now toFIG. 2, a flow diagram of a method for fabricating a semiconductor device with an encapsulated high-k dielectric layer in accordance with an aspect of the present invention is provided. By being encapsulated, the dielectric layer is less susceptible to some defects, and contamination of process tools can be mitigated.

The method ofFIG. 2is discussed in conjunction withFIGS. 3A to 3Ifor illustrative purposes. These figures are provided as exemplary views of a device being fabricated in accordance with the method ofFIG. 2. It is appreciated that variations of the method are permitted in accordance with the present invention. Furthermore, it is appreciated that such variations can result in fabrication of structures and/or layers different than those indicated inFIGS. 3A to 3I.

The method begins at block202, wherein isolation structures and well regions are formed within a semiconductor substrate. The isolation structures formed are suitable structures that can isolate individual transistors on a device such as shallow trench isolation (STI) regions and field oxide (LOCOS) isolation regions. The well regions are formed via suitable implantation procedures that selectively implant n-type or p-type dopants with a dose and energy to create the well regions.

FIG. 3Ais an exemplary cross sectional view of the semiconductor device after formation of the isolation structures and well regions in accordance with an aspect of the present invention.FIG. 3Ashows the isolation structures312and well regions318formed within a semiconductor substrate304.

A high-k dielectric layer is then formed on the device at block204. Prior to deposition, a suitable surface preparation is performed. Unlike SiO2, which may be formed by thermal oxidation (growth process), the high-k dielectric layer is formed by depositing a high-k dielectric material over the semiconductor substrate, using chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), or other suitable deposition processes. The deposition process is performed so as to result in a thickness that results in a desired or selected equivalent oxide thickness (EOT) for the dielectric layer. High-k dielectric materials have dielectric constants that are greater than that of SiO2(e.g., greater than about 3.9). As a result, the high-k dielectric layer can be formed in a thicker layer than scaled SiO2, and yet produce equivalent field effect performance. The relative electrical performance of such high-k dielectric materials is often expressed as EOT, because the high-k material layer may be thicker, while still providing the equivalent electrical effect of a much thinner layer of SiO2. Since the dielectric constant “k” is higher than silicon dioxide, a thicker high-k dielectric layer can be employed to mitigate tunneling leakage currents, while still achieving the equivalent electrical performance of a thinner layer of thermally grown SiO2.

Any suitable dielectric may be deposited at block204having a dielectric constant higher than that of SiO2, including but not limited to binary metal oxides including aluminum oxide (Al2O3), zirconium oxide (ZrO2), hafnium oxide (HfO2), lanthanum oxide (La2O3), yttrium oxide (Y2O3), titanium oxide (TiO2), as well as their silicates and aluminates. The dielectric may further include metal oxynitrides including aluminum oxynitride (AlON), zirconium oxynitride (ZrON), hafnium oxynitride (HfON), lanthanum oxynitride (LaON), yttrium oxynitride (YON), as well as their silicates and aluminates such as ZrSiON, HfSiON, LaSiON, YSiON, ZrAlON, HfAlON, etc. The dielectric may also include, for example perovskite-type oxides including a titanate system material such as barium titanate, strontium titanate, barium strontium titanate (BST), lead titanate, lead zirconate titanate, lead lanthanum zirconate titanate, barium lanthanum titanate, barium zirconium titanate; a niobate or tantalate system material such as lead magnesium niobate, lithium niobate, lithium tantalate, potassium niobate, strontium aluminum tantalate and potassium tantalum niobate; a tungsten-bronze system material such as barium strontium niobate, lead barium niobate, barium titanium niobate; and Bi-layered perovskite system material such as strontium bismuth tantalate, bismuth titanate and others.

FIG. 3Bis an exemplary cross sectional view of the semiconductor device after formation of the high-k dielectric layer320in accordance with an aspect of the present invention. The dielectric layer320is shown formed on the device with an actual thickness that is greater than a corresponding silicon dioxide layer would be required to be. For example a 30 Angstrom thick layer of a high-k dielectric with dielectric constant equal to 12 can be used to create an EOT of 10 Angstroms.

Continuing with the method ofFIG. 2, a polysilicon layer is formed on the high-k dielectric layer at block206. The polysilicon layer is formed by depositing a polysilicon material over the device by a suitable deposition process, such as CVD, PVD, or ALD. The material can be doped or undoped.FIG. 3Cis another exemplary cross sectional view of the semiconductor device in accordance with an aspect of the present invention after formation of the polysilicon layer340on the high-k dielectric layer320.

The polysilicon layer340and the high-k dielectric layer320are both patterned at block208to form gate structures, wherein the remaining portions of the polysilicon layer340and the high-k dielectric layer320form the gate structures.FIG. 3Dis an exemplary cross sectional view of the semiconductor device after formation of the gate structures in accordance with an aspect of the present invention. A suitable mask and etch process (e.g., reactive ion etching) are employed to pattern layer340. Subsequently an etch process (dry or wet) is used to pattern layer320. In one aspect, the etch process is a wet etch as described on U.S. Pat. No. 6,656,852 assigned to the assignee of the present invention, Texas Instruments Incorporated, the entirety of which is hereby incorporated by reference as if fully set forth herein. In contrast with conventional devices and fabrication processes, the high-k dielectric material is removed above future source/drain regions. It is appreciated that the patterning can comprise multiple individual patterning operations. In alternate aspects of the invention, materials aside from polysilicon can be employed for the gates. Some examples of such suitable, alternate materials for the gates include metals, metal silicides, metal oxides, metal nitrides, or stack combinations thereof.

An encapsulation layer is then formed on the device at block210after patterning.FIG. 3Eis another exemplary cross sectional view of the semiconductor device after formation of the encapsulation layer360in accordance with an aspect of the present invention. The encapsulation layer360is shown substantially covering the device, including exposed side portions of the high-k dielectric layer320. The encapsulation layer360is formed by depositing a relatively thin layer of SiO2, Si—O—N, and/or a composite thereof. Further details on formation of the encapsulation layer360are provided infra.

Continuing with the method ofFIG. 2, extension regions (e.g., lightly doped drains (LDD), moderately doped drains (MDD)), and the like are formed at block212by implanting a selected dopant. The extension regions are relatively shallow and are typically formed via a low energy ion implantation process. FIG.3F is an exemplary cross sectional view of the semiconductor device after formation of the extension regions370in accordance with an aspect of the present invention. The presence of the encapsulation layer mitigates issues related to knock-on of high-k components during the extension implants.

A spacer oxide is then deposited over the device at block214. Oxide (SiO2) is deposited over the device to form the spacer oxide.FIG. 3Gis an exemplary cross sectional view of the semiconductor device after formation of the spacer oxide362in accordance with an aspect of the present invention. The spacer oxide362is depicted substantially covering the device. The thickness of the spacer oxide layer362can vary depending on the desired thickness of the resultant oxide sidewall spacers. The thickness of the sidewall spacer can be for example in the range of 300 Angstroms to 1200 Angstroms.

Continuing, a spacer etch is performed at block216to form spacers on sidewalls of the gate structures. A suitable patterning operation is employed to form the sidewall spacers. If nitride is utilized for the encapsulation layer, the encapsulation layer can be employed as an etch stop to further facilitate fabrication of the device.FIG. 3His another exemplary cross sectional view of the semiconductor device after spacer formation in accordance with an aspect of the present invention. The spacers380are illustrated as being formed along sidewalls of the gate structures.

Source and drain implants are then performed at block218to form source/drain regions. The stacked gate structure serves as a mask and dopants (e.g., n-type or p-type) are selectively implanted with an energy and dose so as to achieve a desired depth for the source/drain regions. A portion of the encapsulation layer360may be removed prior to performing the source and drain implants, or the source/drain implant can be performed through the encapsulation layer.FIG. 31is another exemplary cross sectional view of the semiconductor device after source and drain regions have been formed in accordance with an aspect of the present invention. The encapsulation layer360can mitigate issues related to knock-on of high-k components during the source/drain implants performed at block218.

Standard processing can then be performed to complete fabrication of the device. Some other processes that can be performed include silicidation to form contacts over the gate and the source/drain regions, and metallization or interconnect processing. The encapsulation layer360can mitigate issues related to silicide formation in the source/drain regions370. The encapsulation layer360also mitigates degradation of the high-k dielectric layer320during thermal processes and cross contamination from exposed high-k dielectric materials. The high-k dielectric materials, if exposed, can contaminate tools designed and/or employed for running non-high-k materials.

To further facilitate fabrication of the device and, particularly, the desired properties of the high-k dielectric layer320, pressure and ambient composition control can be tightly controlled to mitigate moisture and oxygen contamination. Additionally, relatively fast temperature ramping (e.g., greater than about 10 degrees Celsius per second) for thermal processes can be employed. Additionally, the high-k dielectric material can be selected to be more tolerant of high temperatures and/or thermal processing (e.g., HfSiON).

Although the methodology ofFIG. 2is discussed in conjunction withFIGS. 3A to 3I, it is appreciated thatFIGS. 4 and 5, below, can also be referenced to facilitate a better appreciation of the method ofFIG. 2. Furthermore, for purposes of simplicity of explanation, the methodology ofFIG. 2, supra, is depicted and described as executing serially, it is to be understood and appreciated that the present invention is not limited by the illustrated order, as some aspects could, in accordance with the present invention, occur in different orders and/or concurrently with other aspects from that depicted and described herein. Moreover, not all illustrated features may be required to implement a methodology in accordance with an aspect the present invention.

FIG. 4is a cross sectional view illustrating a multilayered encapsulation layer for a high-k dielectric in accordance with an aspect of the present invention. This view is somewhat simplified to illustrate this aspect of the invention. A semiconductor device400is depicted prior to extension region formation.

The semiconductor device400has a high-k dielectric layer420formed on a semiconductor body or substrate402and a gate440formed on the high-k dielectric layer420. The high-k dielectric layer420is comprised of a high-k dielectric material, which has a dielectric constant greater than that of SiO2(e.g., greater than about 3.9) and is formed by depositing the high-k dielectric material over the semiconductor substrate using a suitable deposition process, such as, chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), and the like. The deposition process is performed so as to result in a thickness that results in a desired or selected equivalent oxide thickness (EOT) for the dielectric layer420. The gate440is formed on the high-k dielectric layer420by depositing a suitable conductive material including, but not limited to, polysilicon, metals, metal silicides, metal oxides, metal nitrides, or stacks combinations thereof. A suitable deposition process, such as CVD, PVD, and ALD, is employed to deposit the conductive material that forms the gate440. The material can be doped or undoped. After being deposited, the gate440and the high-k dielectric layer are patterned by a suitable combination of etch processes (e.g., reactive ion etching followed by wet etch) to form a gate structure as shown inFIG. 4.

A lower encapsulation layer462is formed on a surface of the substrate and on the gate structure. The lower encapsulation layer462comprises an insulative material such as silicon dioxide and is relatively. thin. The lower encapsulation layer462, unlike a conventional liner oxide, is generally deposited by a suitable deposition (e.g., CVD or ALD) process and not grown. An upper encapsulation layer464is formed on the lower encapsulation layer426. The upper encapsulation layer464is also relatively thin and is formed by depositing silicon nitride or silicon oxynitride. The lower encapsulation layer462and the upper encapsulation layer464together form an encapsulation layer460, which mitigates process induced defects in the high-k dielectric layer420, such as unwanted oxide grown, and also protects process tools from damage by exposed high-k dielectric material. The lower encapsulation layer462and the upper encapsulation layer464are relatively thin layers or films and typically have thicknesses in the range of about 10 to 200 Angstroms, respectively.

Other structures can be formed on the device400including, spacers, extension regions, source/drain regions, interconnects, and the like. In addition to mitigation of defects and protecting process tools, the upper encapsulation layer464can also be employed as an etch stop in further processing, such as spacer formation. The presence of nitride permits the upper encapsulation layer464to allow selective chemistries to be used while protecting underlying semiconductor substrate material and/or layers. Additionally, the upper encapsulation layer464can also be employed in spacer formation to create sidewall spacers that include portions of the upper encapsulation layer464. The upper layer can be removed from the extension and S/D regions by a spacer etch process that stops at the lower encapsulation layer. This could be beneficial in the case where the extension implants need to be performed on bare silicon. The presence of the upper layer on the gate sidewalls prevents the high-k film sidewalls to be exposed when the extension regions are deglazed.

In view of the foregoing structural and functional features described supra, methodologies in accordance with various aspects of the present invention will be better appreciated with reference to the above figures. While, for purposes of simplicity of explanation, the methodology ofFIG. 5, below, is depicted and described as executing serially, it is to be understood and appreciated that the present invention is not limited by the illustrated order, as some aspects could, in accordance with the present invention, occur in different orders and/or concurrently with other aspects from that depicted and described herein. Moreover, not all illustrated features may be required to implement a methodology in accordance with an aspect the present invention.

FIG. 5is a flow diagram illustrating a method of fabricating a gate structure with an encapsulated dielectric layer in accordance with another aspect of the present invention is provided. Exposed portions of the dielectric layer are encapsulated to mitigate defects in the dielectric layer and also to reduce contamination of process tools by the dielectric layer.

The method begins at block502, wherein a semiconductor substrate is provided. Isolation structures, such as STI regions, well regions are also typically formed to define individual devices on the substrate.

High-k dielectric material is then deposited on the device at block504to form a high-k dielectric layer. The high-k dielectric material has a dielectric constant greater than that of SiO2(e.g., greater than about 3.9). Examples of suitable materials are discussed supra. A suitable deposition process, such as, chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), and the like is employed to form the high-k dielectric layer. The deposition process is performed so as to obtain an actual dielectric layer thickness, which corresponds to a desired or selected equivalent oxide thickness (EOT) for the high-k dielectric layer.

Gate electrode material is then deposited on the high-k dielectric layer to form a gate layer at block506. The deposited electrode material is a suitable conductive material including, but not limited to, polysilicon, metals, metal silicides, metal oxides, metal nitrides, or stacks combinations thereof. A suitable deposition process, such as CVD, PVD, and ALD, is employed to deposit the conductive material that forms the gate layer. Additionally, the material can be doped or undoped.

The gate layer is patterned at block508to form a gate. A suitable mask and etch process is employed to selectively remove portions of the gate layer leaving remaining portions as the gate. The high-k dielectric layer is not substantially etched at block508. The high-k dielectric layer is then patterned at block510to remove portions of the high-k dielectric layer from source/drain regions. The gate can be utilized as a mask for a suitable etch process, such as a wet etch as described in U.S. Pat. No. 6,656,852 assigned to the assignee of the present invention, Texas Instruments Incorporated, the entirety of which is hereby incorporated by reference as if fully set forth herein. Different chemistries can be employed for the etch processes utilized in blocks508and510.

A relatively thin encapsulation layer is formed on at least exposed portions of the high-k dielectric layer at block512. Generally, the encapsulation layer is formed over the device by a blanket type process. A suitable exemplary thickness is about 10 to 300 Angstroms for the encapsulation layer. The encapsulation layer can be formed by depositing a thin layer of oxide (e.g., about 10 to 100 Angstroms) and, optionally, a relatively thin layer of nitride (e.g., about 10 to 200 Angstroms).

Standard processing can then be performed to complete fabrication of the device including extension region formation, spacer formation, source/drain region formation, silicide formation, interconnect formation, and the like. If the nitride layer is formed as part of the encapsulation layer, extension regions can be formed before or after formation of the nitride layer and still be in accordance with the present invention. The nitride layer can also act as an etch stop in other processing steps, such as sidewall spacer formation. Additionally, the nitride layer, if present, can be utilized as part of the sidewall spacers (e.g., via an anisotropic etch).