Method and apparatus for generating and transmitting synchronized video data

Problem. Current systems for generating synchronized video sequences from multiple video sources are too complex, too restrictive, too cumbersome or too imprecise. There are also few practical ways of faithfully transmitting highly synchronized multivideo between video sources and video sinks. Solution. A system and a method for ensuring precise synchronization of high speed stereovision or multivision systems is disclosed. This method involves the use of matched video sources such as cameras or image sensors which are subjected to a common clock as well as identical operating conditions thereby guaranteeing an identical internal state and synchronized output timing behaviour without relying on the provision of a frame reset pulse or a line reset pulse generated by any one of the video sources in order to guarantee synchronization. This avoids the delays associated with the transmission of such pulses and hence allows much higher frames rates to be achieved. In addition, a system and a method for transferring multivideo, and enabled by the use of highly synchronized video produced by the previously mentioned method, are disclosed. This allows the combined and faithful transmission of the synchronized outputs of a plurality of matched video sources over a single digital interface such as Camera-Link®. In the latter embodiment, this method extends, without violating, the provisions for multi-tap video as laid out in the Camera-Link® specification.

TECHNICAL FIELD

The present invention relates to stereovision or multivision systems, and more particularly to a technique used to economically generate and faithfully transmit synchronized video signals from a plurality of high-speed video sources, such as high-speed cameras, making up such stereovision or multivision systems.

BACKGROUND ART

The effective application of stereovision or multivision systems depends on the ability to generate and transmit (over a useful distance) synchronized stereovideo or multivideo signals from two or more cameras respectively. This problem is non-trivial and there have been numerous attempts to address it, as evidenced by the several related patents issued: U.S. Pat. Nos. 5,307,168, 5,903,308, 5,995,140, 6,340,991, 7,411,604, 6,950,121 and 7,511,764; Journal papers published: Lamport-1978, Lin-2005; Conference paper presented: Luhmann-2005 and finally a Princeton 2007 PhD dissertation by Chang Hong Lin, which are all hereby incorporated by reference.

Tashiro of Sony Electronics, Inc. describes in U.S. Pat. No. 5,307,168 an electro-mechanical means of synchronously controlling the mechanical shutter of two cameras. This is no longer applicable because today, most cameras on the market are digital cameras and in turn most of these use electronic shutters to sample the frames in a video sequence. An electro-mechanical synchronizing device would in any case be too slow for the multivision systems used in high speed applications.

Chen et al. of AT&T Corporation describe in U.S. Pat. No. 6,340,991 a way of using the motion of objects captured in video sequences by multiple cameras to calculate and compensate for the relative lag between the said video sequences. This avoids the need for explicit synchronization and shifts the problem to post processing. While this method is touted as a means of reducing costs, there are a number of scenarios where the net complexity and cost is increased by the need of an additional post processing step. Moreover, this technique is not universally applicable such as in cases where there is no motion in the captured sequences. This method of synchronization is additionally limited in the accuracy it can achieve since the resulting video sequences could still be misaligned by as much as half the inter-frame duration, on average.

Trinkel at al. of Deutsche Telekom AG describe in U.S. Pat. No. 7,411,604 a more general way of using cues artificially inserted into the recorded video sequences to measure and compensate for the relative lag between the said video sequences. In this case a modulated light signal (or audio signal) present in the field of view of both cameras is used provide a kind of time-stamp in the video sequences recorded by each. Although this method avoids the explicit need for motion in the captured sequences, it shares the remaining disadvantages of the method put forward by Chen et al. of AT&T, as described previously.

Cooper et al. of Ultrak, Inc. describe in U.S. Pat. No. 5,995,140 a system and a method which uses a pair of external synchronization signals produced by a video controller to directly control the vertical and horizontal synchronization between the cameras in a multivision system. However, in this system each camera possesses an independent oscillator to generate its own pixel clock. These oscillators are unlikely to operate in synchronism due to the absence of any mechanism that holds them in lockstep. The vertical and horizontal synchronizing signals are far too coarse to guarantee accurate pixel synchronization. Thus, while line and frame capture could be generally synchronized, the same cannot be affirmed at pixel level. This makes the system inadequate for synchronous digital transmission which requires perfect synchronization at every level.

Cooper at al. of Ultrak, Inc. have later described in U.S. Pat. No. 7,511,764 a method for generating synchronized digital video signals from a number of slave cameras connected to a master base unit. Although this system meets strict timing requirements, it does so in an unnecessarily complex way that makes it costly to implement. The slave cameras each posses their own oscillator and so does the master base unit. This, in turn, necessitates that the base unit adopts a store and forward mechanism to resynchronize the frames generated by the slave cameras. The base unit therefore requires a memory to temporarily store video data from each camera. This, not only adds complexity and cost, but also introduces a small but distinct delay in delivering the video data which may be a significant disadvantage for certain high speed applications.

In the system disclosed by Tserkovnyuk et al. in U.S. Pat. No. 6,950,121, a shared clock is used to guarantee electrical synchronization between a stereovision pair of analogue cameras. However, frame synchronization is only achieved by having one camera supply the other camera with a frame reset pulse. This defeats much of the advantage of using a shared clock since the delay incurred in transferring this signal from one camera to the next would result in a small but distinct difference in the timing behaviour of the two cameras. This problem grows as the distance between the cameras increases thereby posing serious limitations in the relative positioning of the cameras. In high speed video capture systems, this could impair the level of synchronization making it unfit for digital transmission.

Cooper et al. of Ultrak, Inc. describe in U.S. Pat. No. 5,903,308 a method that compensates for the delays caused by the transfer of synchronization pulses from one camera to the next. Although this method could offer a solution for cameras synchronized by such transfer of pulses, it would still be undesirable from the point of view of cost and complexity.

Lacking the knowledge of a simpler method for high synchronization, German vision experts Luhmann and Raguse from the IAPG and Volkswagen AG respectively went to the great length of using beam splitting optics (used in reverse) in order to guarantee the synchronicity of the multiple video sequences they wanted to capture-by using a single camera. This technique would by necessity, produce perfect synchronization between the two halves of the stereovision field of view, however, only at an exceptionally great expense. It is also exceedingly cumbersome and hardly applicable to the vast majority of applications which require a lightweight and portable stereovision or multivision implementation.

In 1978, Lamport analysed the problem of maintaining approximate clock synchronisation between distributed systems across a network. Lin in 2005 extended the concept to multiple distributed cameras and went on to write a PhD dissertation about it. However, all of these methods rely on the transfer of datagrams across a network and the synchronisation achievable is, of the order of tens of milliseconds and is also non-deterministic. For high speed applications this level of uncertainty would be unacceptable.

The foregoing description of prior art makes it amply clear that prior to the present invention, nobody, (whether ordinarily or extraordinarily), skilled in the art has been able to find an equivalent, simple, low-cost method for generating and transmitting precisely synchronized video from stereovision or multivision video sources such as camera systems. It follows, therefore, that the present invention is novel and non-obvious to anybody ordinarily skilled in the art.

SUMMARY OF INVENTION

In this invention, a method is presented which exploits the similarity of behaviour and performance of matched video-data generating devices by subjecting them to a common clock as well as identical operating conditions, thereby guaranteeing an identical internal state and synchronized output timing behaviour.

Such devices may ordinarily be construed as being cameras or image sensors but may also be understood as being any electronic device specifically designed to generate video-data. For the sake of clarity and ease of reading, the terms “video source”, “video-data generating device”, “camera” and “image sensor” may be used interchangeably in this patent without making explicit reference to the full list of alternatives, each time. However, it is to be understood that the same invention applies to any video-data generating device in general

This patent discloses an invention which comprises the following three highly related but distinct inventive steps:1. The invention of a system that combines matched video sources which share a common clock in order to guarantee near-perfect synchronization.2. The invention and use of a frozen-clock video source programming method to circumvent the problem of synchronization divergence during video source mode changes and initialization routines.3. The invention of a method which emulates multi-tap cameras to allow high speed transmission of synchronized multivideo over a single standard multi-tap video interface to a video sink such as a frame grabber.

The method here disclosed, not only solves the issue of generating accurately synchronized video signals in a simple and very economical way, but also avoids the need for transferring frame or line synchronizing pulses between video sources making it applicable to systems requiring very high speed operation without posing serious restrictions on the relative positioning of the video sources. This method also avoids the need for a “store and forward” mechanism and hence does not incur any of the complexity and delays associated with internal buffering.

In view of the high quality of the synchronization achieved at the source, a method was also developed and is hereby disclosed which preserves the same degree of high synchronization while transmitting the video sequences over a length of cable. In the preferred embodiment of this invention, a Camera-Link® interface and cable is used. This is taken as an example and is described in further detail.

Synchronized transmission is accomplished by combining the video outputs of the plurality of video sources in a multivision system into a single bundle that mimics the behaviour of a multi-tap camera system. This in turn lends itself to be easily transferred over a single Camera-Link® connection that inherently guarantees synchronized transport of multi-tap video signals.

Terminology

Extensive use of certain terminology will be made in this document. For the avoidance of doubt, and for the purpose of correct interpretation of this patent, this terminology shall be subject to a single precise interpretation in all its uses throughout this patent, as shall be defined hereunder:Video Signal an electronic or optoelectronic form for describing motion-picture sequencesMonovision the result of having one video-data generating device such as a single camera, producing a single motion-picture sequence, within a single systemMonovideo the video signal produced by a Monovision systemStereovision the result of combining two video-data generating devices such as two cameras into a single system, where each of the said devices produces a separate motion-picture sequenceStereovideo the combined video signal produced by a Stereovision systemMultivision the result of combining N video-data generating devices such as N cameras into a single system, where N is any natural number greater than one and where each of the said devices produces a separate motion-picture sequenceMultivideo the combined video signal produced by a Multivision systemMatching the process of sorting electronic or optoelectronic devices which are essentially identical except for differing timing parameters, into groups, in relation to the value of the said parametersMatched the outcome of the process of MatchingVideo Source a device specifically designed to generate video-data, such as a cameraVideo Sink a device specifically designed to accept video-data, such as a frame grabber

Technical Problem

High speed multivision applications are on the verge of entering mainstream use. However, higher speed vision implies tougher challenges in order to ensure high synchronisation between all the video sources involved. Classical methods of transferring frame synchronisation pulses between devices are ineffective at very high speeds. Such methods also pose severe restrictions on the relative positioning of the individual video sources.

A second major challenge often encountered in high speed multivision, is the need to simultaneously initialise or re-program all the video sources in the system. This is quite problematic considering that the majority of video sources (such as CMOS image sensors) are configured over relatively slow serial interfaces (often a shared bus). In practice, commands have to be sequentially delivered to each of the video sources and for certain commands this process would invariably result in frame/line phase misalignment between the video signals. Picture tearing is the common result.

The third serious problem is that of faithfully transmitting synchronised multivision data out of the multivision system in a way that is practical and preserves the same level of synchronisation.

Solution to Problem

The use of a common clock has long been recognized as having the potential to partially fulfil the requirements for achieving synchronization between video sources. This is exemplified by the number of patent applications and patents issued over the past decade. However, it is only in the present invention that the problem has been finally and definitively solved. This was achieved through the use of matched video sources subjected to the same operating conditions which is hereby recognized and suggested as the necessary additional step towards completely fulfilling the requirements for achieving near-perfect synchronization. The use of matched devices is vital to the successful implementation of the method and apparatus presently disclosed, and would be likely to fail unless the video sources are carefully selected to have matched performance characteristics.

The process of grouping matched components is well known to those skilled in the art of electronics. This is especially important and commonplace in the field of analogue electronics. In digital electronics the practice is much less widespread and its use in the field of digital cameras and other such complex video sources, is essentially unknown because, so far, there was (generally) no compelling reason to do so. It is nonetheless, obviously possible and can be performed as described in the next paragraph.

Cameras that need to have matching properties can be constructed using components that are themselves carefully selected to be matched. For simple passive components, this is easily specified to the manufacturer who will then sort the components prior to delivery at a small additional cost. For integrated circuits, in particular for the image sensors, a high degree of matching can be easily achieved by selecting components off the same production line in groups that would have been fabricated in the same production run and would preferably have also been in close proximity on the same semiconductor wafer during fabrication. This ensures very similar characteristics which can be exploited to construct cameras with highly similar performance and timing characteristics. Same applies to any video source.

Such video sources can then be combined to share a common clock and, contrary to common accepted practice, they can now be assumed to be sufficiently synchronized to also combine their output asynchronously in a variety of ways. One such way is through the use of a video combiner as described subsequently.

In electronics it was historically considered bad practice to blindly rely on a shared clock, to asynchronously combine the outputs of complex digital circuits, such as cameras, due to large manufacturing process variations. Widely differing timing behaviour would be likely to occur and this could in fact very well result in a variety of logic hazards and race conditions that would, in the end, result in an unintelligible combined output.

However, in course of arriving at this invention, this practice has been reconsidered, and contrary to the conventional teachings of electronics, given the newly widespread availability of much better-controlled manufacturing processes, this practice was affirmed as being valid and is likely to have been avoided by those skilled in the art due to an unfounded technical prejudice. This practice has in fact been conclusively demonstrated both theoretically and empirically by the inventor to be a valid assumption and that it can form the basis for a reasonably reliable design technique and is hereby being applied in a novel way to solve a long-standing problem in the synchronization of multiple digital cameras and video sources in general. This clearly makes the present invention novel, inventive and susceptible of industrial application.

Referring now to the drawings there is shown inFIG. 1a multivision video system100that makes use of the preferred embodiment of the present invention. The multivision video system100generally comprises a plurality of video sources151,152,153and154, a multi-tap video combiner140, a multi-tap video interface130, a frame grabber120, and a host computer110. Generally, a variable number ‘N’ of video sources could be present in the multivision video system100and where video source ‘#1’151represents the first video source and video source ‘#N’154represents the Nthand last video source in the system100.

The video sources151,152,153and154, are here shown sharing a common clock170which is provided via a symmetric clock distribution network172and controlled by the video combiner140. The video sources151,152,153and154also share a common control bus171through which the multi-tap video combiner140, can issue commands to alter the behaviour of each of the video sources151,152,153and154. The video sources151,152,153and154each produce a video output which is delivered over their unique video buses161,162,163and164to the video combiner140.

Timing signals are also produced by all the video sources151,152,153and154, but only the timing signals173produced by the first video source151, are actually utilized by the video combiner140. This is the first inventive step that is being disclosed in this patent.

Each of the video sources151,152,153and154may be uniquely addressable, allowing the video combiner140to uniquely access the control registers inside of each of the video sources151,152,153and154and hence adjust their behaviour accordingly. This is a hazardous process that could result in loss of synchronization unless special requirements are adhered to. The present invention foresees that the commands be broadly divided into two categories:Those that are synchronization-safe (such as a change in gain) and hence can be issued to any of the video sources151,152,153and154at any time without disrupting the state of synchronization; andThose that are not synchronization-safe (such as a change in frame rate) and hence can only be issued to all the video sources151,152,153and154at once or not at all, in order to preserve synchronization.

This presents a problem, since the delivery of commands to image sensors and other devices is most often serial and sequential in nature and cannot involve all video sources151,152,153and154at once. The present invention discloses a technique whereby the common clock170shared by all the video sources151,152,153and154is halted before sequentially delivering commands that are not synchronization-safe. While the common clock170is halted, the multi-tap video combiner140, programs the new configuration into each of the video sources151,152,153and154. Only when this process is complete and all video sources151,152,153and154have matching configurations is the common clock170restarted. This has the effect of preserving synchronicity between the video sources151,152,153and154and their internal state in a way which is equivalent to issuing commands to all the video sources151,152,153and154at once. Such a solution requires that the video sources151,152,153and154employ a fully static logic design which allows the clock to be halted and restarted without negative consequences. Most modern CMOS video sources such as image sensors are of this type. This is the second inventive step that is being disclosed in this patent.

The video combiner140captures the video data from each video bus161,162,163and164of each video source151,152,153and154and bundles it together with a single set of timing signals173to produce a pseudo-multi-tap video signal on the multi-tap video bus130. This is sent to the Frame Grabber120which interprets it a normal multi-tap video signal which is ultimately transferred to the host computer110. The video data received in this form has an implicit guarantee of synchronization. Each tap corresponds to the output of one of the video sources151,152,153and154making it very convenient to process by most machine vision applications. This is the third inventive step that is being disclosed in this patent.

Advantageous Effect of Invention

The invention, thus described, provides a lower cost but higher performing technique for generating synchronised multivideo. The system is practical and relies only on commonly available resources. Stereovision and multivision systems relying on this invention can benefit from much simplified ability for miniaturisation. Moreover, the technique presents a holistic solution that even preserves synchronisation across mode changes of the video devices. Finally the technique lends itself to a new way for transmitting multivideo over standard interfaces while still preserving the same degree of synchronisation.

Several items such as power supplies, camera optics, and other necessary video source components have been omitted from the diagrams and the following description to improve clarity and to focus better on the main elements of the current invention. The role of such items will be obvious to anyone with ordinary skill in the art and need not be mentioned explicitly.

DESCRIPTION OF EMBODIMENTS

The most commonly available video sources are of course, cameras. Thus for the best mode of implementation of this invention, cameras will be used as an example. Referring now to the drawing inFIG. 2, there is shown, the architectural detail of a stereovision camera system200that makes use of the preferred embodiment of the present invention. The stereovision camera system200comprises two cameras270,280, a stereovision video combiner220, a Camera-Link® cable212, a Camera-Link® frame grabber211, and a host computer210.

The cameras270,280are identical in every respect. The left camera270is operated as a master while the right camera280is operated as a slave. This distinction is merely the result of the way the outputs from the cameras is treated by the video combiner220. Each camera comprises a CMOS image sensor271,281which triggers an optional LED flash unit272,282using a flash sync pulse277,287. The image sensor271,281generates timing signals276,286and drives a video bus273,283while it accepts a clock278,288, a control bus274,284and a camera reset signal275,285.

The cameras270,280are connected to the video combiner220with a high integrity bidirectional LVDS link261,262,263,264which carries the video bus273,283and the timing signals276,286towards the combiner220and carries the camera reset231,241and control bus232,242towards the cameras270,280. TTL to LVDS transceivers265,266,267,268at both ends, perform the conversion in both directions.

The video combiner220comprises, amongst other things, a common master clock250, a clock gating circuit251, a symmetric clock distribution network252, a video controller223, a Channel-Link® serialiser222and a Camera-Link® Interface221. The Channel-Link® serialiser222takes the two video busses230,240and the Camera-Link® timing signals224and serializes them onto four high speed differential serial lines. These are then mapped onto each tap of the Camera-Link® interface221as defined by the Camera-Link® standard and finally transmitted over the Camera-Link® cable212to the Camera-Link® frame grabber211. The host computer210ultimately receives and de-multiplexes the video data.

The video controller223controls the delivery of the common master clock250to the cameras270,280over the symmetric clock distribution network252, by means of a clock gating circuit251. This clock gating circuit251, is capable of cleanly interrupting and reconnecting the clock250without causing any glitches on the output.

The clock gating circuit300whose preferred embodiment is shown in the schematic ofFIG. 3, takes a clock301and a clock-enable line302as inputs. This clock301must have double the frequency of what is required by the cameras270,280. When the clock-enable line302is held at logic low, the AND gate U1A isolates the output D-flip-flop U3B which holds its last held state, interrupting clock transfer. When the clock-enable line302is held high, the AND gate U1A relays the clock301to the output D-flip-flop U3B which divides the frequency, producing a clean 50% duty cycle output clock signal303. The negative edge triggered D-flip-flop U3A only conducts changes in the select line to the AND gate U1A at the negative edges of the incoming clock301which satisfies set-up time requirements of the output D-flip-flop U3B.

Referring now to the timing diagram400shown inFIG. 4, several signals are shown describing the operation in time of the clock gating circuit300when supplied with clock signal DSTM1and clock-enable line signal DSTM2. The U2A:Y output signal shows the inverted clock which is fed into D-flip-flop U3A. The U3A:Q output signal shows the re-synchronized clock-enable line pulse while the U1A:Y output signal shows the gated clock. Finally, the U3B:Q output signal shows the gated output of the circuit after frequency division.

A microcontroller embedded into the video combiner220ofFIG. 2which is programmed to execute the flowchart500shown inFIG. 5is the preferred embodiment of the video controller223shown inFIG. 2. This flowchart500is here described in terms of the stereovision embodiment200of the present invention as illustrated inFIG. 2. This flowchart500is equally applicable to other embodiments involving more than two cameras. This flowchart500describes a novel method for ensuring the preservation of synchronized camera behaviour during the power up sequence and also during any configuration changes performed in the cameras.

After power-up501the controller223performs an initialization502of the interrupts which enables or disables the appropriate interrupts in the microcontroller. Next, the I/O ports are initialized503followed by the initialization of the RS232504and I2C505hardware ports. Next, the cameras270,280are reset506by issuing a reset pulse on the dedicated camera reset lines231,241. At this point the clock250is halted in preparation for the initialization508,509of the two cameras270,280. The initialization of the second camera509is performed after the initialization of the first camera508but this does not pose a problem because the clock250is halted507. Then the clock is restarted510and the Camera-Link® interface is powered-up511. After sending a welcome message over RS232512the controller223enters into a wait state513. If a command is received during this time, it is first validated514and if it is not found to be valid the controller discards it and re-enters the wait state513. If the command is on the other hand, valid, the command is accepted and classified515depending on whether it is synchronization safe or not. If it is synchronization safe, it is executed520and the cameras are updated521.

If the command is not synchronization safe, the clock is halted516, the command is executed517, the relevant registers within the camera are updated518. And finally the clock is restarted519.

After completion of command processing, the video controller223re-enters the wait state513in order to accept new commands.

Other Modes for Carrying out the Invention

Among the several modes for carrying out his invention there are various valid substitutions and alterations that any person skilled in the art may contemplate. These include:1. An integrated circuit approach where the video combiner, video controller and Camera-Link serialiser are all integrated into a single chip.2. An FPGA approach where the video combiner, video controller and video interface serialiser are all integrated onto a single FPGA which performs all the functionality.3. A serially coupled system, where each of the video sources is connected to the video combiner though a serialised link.4. A system where the video devices are powered directly via their serial interface.5. A system such as the one described but where instead of Camera-Link, a different interface such as Inova Semiconductors' APIX® or GigaSTAR® or GigaSTAR® DDL is used.
Industrial Applicability

Automotive applications are among the first areas that are likely to benefit most from this invention. Up to 20 machine-vision cameras will be included in future vehicles. In particular, there is a steeply growing interest in the utilisation of multiple cameras within vehicles to augment vehicle HMI for safety, comfort and security.

The incomplete list of automotive applications includes occupant detection, occupant classification, driver vigilance and drowsiness monitoring, road surface condition monitoring, lane departure warning, blind spot warning, collision warning-mitigation or avoidance, vehicle security, parking assistance, traffic sign detection, adaptive cruise control and night vision.

Several of these applications involve the use of stereovision or multivision sets of cameras operating in tandem in order to extend the field of view, to increase diversity and ruggedness (by counteracting optical occlusions) or to allow stereoscopic depth estimation. Many of these applications are also highly dependent on high-speed vision. It is the combination of high-speed vision and precise synchronization that presents the toughest challenge and this is what this invention is set to solve.

Additionally, the use of Camera-Link® in such applications also guarantees high performance during transmission of synchronised multivideo. Within the preferred embodiment of the present invention, a single Camera-Link® interface can contemporarily transfer video from several cameras resulting in substantial savings in the quantity, cost and weight of cables required while still guaranteeing a high level of synchronicity.

Reference Signs List

References inFIG. 1100General top-level diagram of present invention110Host Computer120Frame Grabber130Multi-Tap Video Interface140Multi-Tap Video Combiner1511stVideo Source1522ndVideo Source1533rdVideo Source154NthVideo Source1611st Video Bus1622ndVideo Bus1633rdVideo Bus164NthVideo Bus170Common Clock171Control Bus172Clock Distribution Network173Timing Signals Arising from any One of the Video Sources in the Multivision System

References inFIG. 2200Best mode embodiment using two cameras210Host Computer System (may be a PC)211Camera Link Frame Grabber212Camera Link Interface Cable220StereoVision Video Combiner221Camera Link Interface on the Video Combiner222Channel Link Serialiser223Video Controller (may be a microprocessor)224Timing Signals for Master Camera230Video Bus from Camera1231Camera Reset Line to Camera1232I2C Control Bus to Camera1240Video Bus from Camera2241Camera Reset Line to Camera2242I2C Control Bus to Camera2250Common Master Clock251Clock Gating Circuit252Clock Distribution Network261Power and Control Connection to Camera1262Power and Control Connection to Camera2263Video Data and Synchronisation Connection From Camera1264Video Data and Synchronisation Connection From Camera2265TTL to LVDS Transceiver for Camera1266TTL to LVDS Transceiver for Camera2267TTL to LVDS Transceiver on Camera1268TTL to LVDS Transceiver on Camera2270Camera Module1271Image Sensor in Camera1272LED Flash Module in Camera1273Video Bus in Camera1274I2C Control Bus in Camera1275Camera Reset Line in Camera1276Synchronisation Signals in Camera1277Flash Synchronisation Line in Camera1278Sensor Clock in Camera1280Camera Module2281Image Sensor in Camera2282LED Flash Module in Camera2283Video Bus in Camera2284I2C Control Bus in Camera2285Camera Reset Line in Camera2286Synchronisation Signals in Camera2287Flash Synchronisation Line in Camera2288Sensor Clock in Camera2

References inFIG. 5500Frozen-Clock Programming Flow Chart501Power-Up Process Block502Initialise Interrupts Process Block503Initialise I/O ports Process Block504Initialise RS232 Hardware Process Block505Initialise I2C Hardware Process Block506Reset Cameras Process Block507Halt Master Clock Process Block508Initialize Camera1Process Block509Initialize Camera2Process Block510Restart Master Clock Process Block511Power up Camera-Link® Interface Process Block512Send welcome message on RS232513Wait for New Command514Valid Command Received? Decision Block515Is Command Synchronization Safe? Decision Block516Halt Master Clock Process Block517Execute Command Process Block518Update Relevant Cameras Process Block519Restart Master Clock Process Block520Execute Command Process Block521Update Relevant Cameras Process Block
Citation List
Patent Literature

AIA. Camera Link® Specification Version 1.2. The Automated Imaging Association.2006.

LIN, Chang Hong, et al. A case study in clock synchronization for distributed camera systems.Proceedings of the IEEE:0277-786X. March 2005, vol. 5683, no. 1, p. 164-174.

LAMPORT, Leslie. Time, clocks, and the ordering of events in a distributed system.Communications of the ACM:0001-0782 July 1978, vol. 21, no. 7, p. 558-565.

Claims Preamble

Various embodiments of the present invention will be useful in many diverse stereovision and multivision imaging applications. The preferred embodiment of the method and apparatus of the present invention has been illustrated in the accompanying drawings and described in the foregoing detailed description. However, it is understood that the invention is not limited to the specific embodiment disclosed, but is capable of numerous rearrangements, modifications and substitutions by persons with ordinary skill in the art, without departing from the domain of the present invention. All such modifications and variations will be deemed to be within the scope of the present invention if defined by the following claims: