Dynamic tuning of a transformer-based radio frequency power amplifier

Embodiments of radio frequency (RF) systems include a power amplifier having a primary winding and a secondary winding. The primary winding can be biased in different states in transmit and receive modes such that a difference between center frequencies of the primary winding and the secondary winding are significantly different in the different modes.

CROSS-REFERENCE TO RELATED APPLICATION

BACKGROUND

Field

Embodiments of the invention relate to electronic systems, and in particular, to radio frequency (RF) systems providing a transmit/receive switch that is integrated with one or more power amplifiers and/or other components.

Description of the Related Technology

Power amplifiers can be included in mobile devices to amplify a radio frequency (RF) signal for transmission via an antenna. For example, in mobile devices having a time division multiple access (TDMA) architecture and frequency division multiple access (FDMA), such as those found in Global System for Mobile Communications (GSM), code division multiple access (CDMA), and wideband code division multiple access (W-CDMA) systems, a power amplifier can be used to provide amplification during an assigned transmit time slot. Additionally, in mobile devices using frequency division duplexing (FDD), such as systems using long term evolution (LTE), a power amplifier can be used to provide amplification to one or more transmit carrier frequencies.

In order to meet operating specifications, power amplifiers in mobile phones and other RF devices are typically designed to generate relatively large output signals and corresponding power levels. This has historically made it difficult to integrate power amplifiers with other components.

SUMMARY

According to certain aspects of the disclosure, a complementary metal oxide semiconductor (CMOS) die is provided comprising a power amplifier. The power amplifier includes a transformer having a primary winding and a secondary winding. The power amplifier can be configured in a transmit mode to amplify a radio frequency (RF) transmit signal received on the primary winding and to provide an amplified RF transmit signal on an antenna side of the secondary winding. The power amplifier can be further configured in a receive mode to transmit an RF receive signal from the antenna side of the secondary winding to a receive side of the secondary winding. The CMOS die can further include a transmit/receive switch between the receive side of the secondary winding and a bond pad of the die. The CMOS die can be formed using conventional bulk CMOS processing, for example (e.g., without using semiconductor-on-insulator [SOI] processing technology).

In a transmit mode the transmit/receive switch can be configured to be closed, creating a low impedance path from the receive side of the secondary winding to the bond pad. In a receive mode the transmit/receive switch can be configured to be open, creating a high impedance path from the receive side of the secondary winding to the bond pad.

The CMOS die can further comprise a receive port in electrical communication with the receive side of the secondary winding. The switch can include a first terminal in electrical communication with the receive side of the secondary winding, a second terminal in electrical communication with the bond pad, and a control input that receives a transmit/receive control signal. The transmit/receive switch can be a single transistor, for example.

The CMOS die can further comprise a compensation circuit disposed between the switch and the bond pad. The compensation circuit can be configured to improve isolation of the receive port from the RF transmit signal in the transmit mode. The compensation circuit can include a capacitor, for example. The compensation circuit can counteract a reactance of a bond wire positioned in a path between the bond pad and the switch.

A variety of implementations are possible. For instance, the bond pad can connect to a ground reference. Moreover, the power amplifier can include a plurality amplifier driver stages connected to the primary winding.

The primary winding in some implementations receives a set of bias signals having a first set of values in the transmit mode to bias the primary winding in a first state, and having a second set of values in a receive mode to bias the primary winding in a second state in which a difference between center frequencies of the primary winding and the secondary winding is greater than when the primary winding is biased in the first state.

The power amplifier can be a distributed active transformer-type power amplifier. A geometry of the secondary winding generally matches a geometry of the primary winding in some configurations. For instance, the primary winding in some implementations has an inner winding generally conforming to an interior boundary of the secondary winding and an outer winding generally conforming to an exterior boundary of the secondary winding.

According to additional aspects of the disclosure a wireless device is provided comprising a radio frequency (RF) antenna and a semiconductor die. The semiconductor die can have a power amplifier which includes a transformer having a primary winding and a secondary winding. The power amplifier can be configured in a transmit mode to amplify an RF transmit signal received on the primary winding and provide an amplified RF transmit signal on an antenna side of the secondary winding. The power amplifier can be further configured in a receive mode to transmit an RF receive signal from the antenna side of the secondary winding to a receive side of the secondary winding. The die can further include a transmit/receive switch between the receive side of the secondary winding and a bond pad of the die.

In a transmit mode the transmit/receive switch can be configured to close, creating a low impedance path from the receive side of the secondary winding to the bond pad, and in a receive mode the transmit/receive switch is configured to open, creating a high impedance path from the receive side of the secondary winding to the bond pad.

The semiconductor die is a complementary metal oxide semiconductor (CMOS) die in some implementations. For example, the CMOS die can be formed using conventional bulk CMOS processing (e.g., without using SOI processing technology).

According to yet additional aspects, a method of operating a radio frequency (RF) device is provided. The method can comprise, when the RF device is in an RF transmit mode: providing an RF transmit signal to a primary winding of a power amplifier included on a semiconductor die; amplifying the RF transmit signal with the power amplifier to provide an amplified version of the RF transmit signal on an antenna side of a secondary winding of the power amplifier; and controlling a transmit/receive switch positioned on the die between a receive side of the secondary winding and a bond pad of the die to create a low impedance path from the antenna side of the secondary winding to the bond pad. For example, the die can be formed using conventional bulk CMOS processing (e.g., without using SOI processing technology).

The creation of the low impedance path can result in improved isolation of an RF receive port of the die from the RF transmit signal.

The method can further comprise, when the RF device is an RF receive mode: receiving an RF receive signal on the antenna side of the secondary winding; and controlling the transmit/receive switch to create a high impedance path between the receive side of the secondary winding and the bond pad.

According to further aspects of the disclosure, a radio frequency (RF) device is provided comprising an antenna and a receive path configured to process RF receive signals detected by the antenna. The RF device can further include a switch positioned between a node in the receive path and a reference voltage such that the switch creates a low impedance path between the node and the reference voltage when the switch is on in an RF transmit mode and creates a high impedance path to the reference voltage when the switch is off in an RF receive mode. The RF device can further include a compensation circuit connected in series with the switch in a path extending from the switch to the reference voltage. The compensation circuit can act to limit a voltage swing present at the node in the receive path when the switch is closed in the RF transmit mode.

The compensation circuit can include a capacitor, for example. The compensation circuit can counteracts a reactance of a bond wire residing in the path between the switch and the reference voltage.

The RF device can further comprise a power amplifier, where the switch, the compensation circuit, and the power amplifier are integrated together on a semiconductor die with the power amplifier. The compensation circuit can resides on the semiconductor die between a first terminal of the switch and a bond pad of the semiconductor die. The node in the receive path in some configurations is electrically coupled to a second terminal of the switch and to a receive port of the semiconductor die. In some implementations, the power amplifier outputs an amplified RF transmit signal for delivery to the antenna when the RF device is in the RF transmit mode. The compensation circuit can improve isolation between the receive path and the RF transmit signal when the RF device is in the RF transmit mode. The die can be formed using conventional bulk CMOS processing (e.g., without using SOI processing technology).

The power amplifier can be a distributed active transformer-based power amplifier including a primary winding and a secondary winding, such as where the secondary winding can generally match the geometry of the primary winding. The primary winding can have an inner winding generally conforming to an interior boundary of the secondary winding and an outer winding generally conforming to an exterior boundary of the secondary winding. The primary winding can receive a set of bias signals having a first set of values in the RF transmit mode to bias the primary winding in a first state and having a second set of values in the RF receive mode to bias the primary winding in a second state in which the primary and secondary windings are detuned with respect to one another.

According to certain aspects of the disclosure, a semiconductor die is provided comprising a power amplifier configured to output an RF transmit signal and a receive path configured to communicate and process an RF receive signal. The semiconductor die can also include a switch positioned between a node in the receive path and a pad of the semiconductor die. The switch can create a low impedance path between the node and the pad when the switch is on in an RF transmit mode and create a high impedance path to the pad when the switch is off in an RF receive mode. The semiconductor die can further include a compensation circuit connected in series with the switch in a path extending from the switch to the pad. The compensation circuit can act to limit a voltage swing present at the node in the receive path when the switch is closed in the RF transmit mode. The die can be formed using conventional bulk CMOS processing (e.g., without using SOI processing technology).

The power amplifier can be a distributed active transformer-based power amplifier including a primary winding and a secondary winding, such as where the geometry of the secondary winding generally matches the geometry of the primary winding. The primary winding can have an inner winding generally conforming to an interior boundary of the secondary winding and an outer winding generally conforming to an exterior boundary of the secondary winding.

The compensation circuit can include a capacitor in some configurations, such as where the compensation circuit counteracts a reactance of a bond wire residing in a path between the switch and the pad.

According to yet further aspects of the disclosure a method of operating a radio frequency (RF) device is provided, where the comprises, when the RF device is in an RF transmit mode: providing an RF transmit signal to a power amplifier of the RF device; amplifying the RF transmit signal with the power amplifier to provide an amplified version of the RF transmit signal; and controlling a transmit/receive switch to create a low impedance path from a node in a receive path of the RF device to a reference voltage. The method can further comprise, with a compensation circuit positioned between the switch and the reference voltage, limiting a voltage swing present at the node in the receive path due to leakage of the RF transmit signal.

The compensation circuit can include a capacitor, and can limits the voltage swing by counteracting a reactance of a wire in the path between the switch and the reference voltage.

A radiofrequency (RF) device is provided according to some aspects of the disclosure. The RF device can comprise a power amplifier having a primary winding and a secondary winding, where the power amplifier configured in a transmit mode to amplify an RF transmit signal received on the primary winding and provide an amplified RF transmit signal on the secondary winding. The RF device can further comprise a controller configured, when the RF device is in a transmit mode, to bias the primary winding in a first state and, when the RF device is in a receive mode, to bias the primary winding in a second state in which a difference between center frequencies of the primary winding and the secondary winding is significantly greater than when the primary winding is biased in the first state.

The RF device can further comprise a transmit/receive switch coupled to a receive side of the secondary winding. The power amplifier and the switch can reside together on a complementary metal oxide semiconductor (CMOS) die. The switch can configured to close in a transmit mode thereby creating a low impedance path from a receive side of the secondary winding to a bond pad of the die, and further configured to open in a receive mode thereby creating a high impedance path from the receive side of the secondary winding to the bond pad. The CMOS die in some implementations further includes a receive port in electrical communication with the receive side of the secondary winding. The switch can include a first terminal in electrical communication with the receive side of the secondary winding, a second terminal in electrical communication with the bond pad, and a control input receiving a transmit/receive switching control signal. The switch can include a single transistor in some configurations. The CMOS die can be formed using conventional bulk CMOS processing (e.g., without using SOI processing technology).

The RF device can further comprising a compensation circuit disposed between the switch and the bond pad and configured to improve isolation of the receive port from the RF transmit signal in the transmit mode. The compensation circuit can include a capacitor for example, and can counteract a reactance of a bond wire positioned in a path between the bond pad and the switch.

The bond pad can be a ground bond pad in some cases. The power amplifier can include a plurality amplifier driver stages connected to the primary winding, such as where the controller biases the primary winding by applying bias voltage levels to transistors in the amplifier driver stages.

The power amplifier can be a distributed active transformer-type power amplifier, for example, such as where a geometry of the secondary winding generally matches the geometry of the primary winding. The primary winding can have an inner winding generally conforming to an interior boundary of the secondary winding and an outer winding generally conforming to an exterior boundary of the secondary winding.

According to additional aspects of the disclosure, a method is provided of operating a wireless device. The method can include, in response to the wireless device entering a receive mode, biasing a primary winding of a power amplifier of the wireless device in a first state. The method can further include, in response to the wireless device entering a transmit mode, biasing the primary winding in a second state resulting in a transfer of energy from the primary winding to the secondary winding being significantly less than when the primary winding is biased in the first state.

The biasing of the primary winding in the first state can include applying a first set of bias voltage levels to transistors in amplifier driver stages of the primary winding. The biasing of the primary winding in the second state can include applying a second set of bias voltage levels to the transistors in the amplifier driver stages of the primary winding.

DETAILED DESCRIPTION OF EMBODIMENTS

There is a desire to reduce a power amplifier system cost by manufacturing power amplifier circuitry using complementary metal oxide semiconductor (CMOS) processing. For instance, conventional CMOS processing technology can be more cost-effective than the semiconductor-on-insulator (SOI) technology used in many existing systems. However, manufacturing a power amplifier using conventional CMOS processing can be challenging. Some designs provide poor power amplifier linearity and otherwise undesirable performance at high power levels, for example. Some CMOS power amplifiers described herein incorporate a distributed active transformer (DAT) architecture, which addresses some of these challenges, providing relatively good performance and reduced costs, as compared to power amplifiers built using SOI technology, for example. For instance, DAT or other transformer-based power amplifiers can be built using bulk CMOS processing incorporating conventional substrates, e.g., instead of using SOI substrates and processing.

DAT power amplifiers can generally include a primary winding of an active transformer having a plurality of power amplifiers interconnected in a generally circular, rectangular, or other appropriate geometry. A secondary winding which can generally match the geometry of the primary winding can serve to efficiently combine the power of the individual power amplifiers. Examples of DAT transformers can be found in U.S. Pat. No. 6,737,948 (“the '948 patent”), which issued on May 18, 2004 and is titled “Distributed Circular Geometry Power Amplifier Architecture”. Additional examples of DAT transformers including DAT transformers having a secondary winding disposed between two primary windings can be found in U.S. Pat. No. 7,095,283 (“the 283 patent”), which issued on Aug. 22, 2006 and is titled “Supply Circuit for Power Amplifier Drivers”. The '948 and '283 patents are hereby incorporated by reference herein, and form a part of the present disclosure. In particular, the power amplifiers described in the '948 and '283 patents are compatible with and/or are components of embodiments described herein.

Traditional power amplifiers and transmit/receive switches in RF front-ends are typically implemented on separate dies. As an example, power amplifiers are often implemented with hetero-junction bipolar transistors (HBTs) on a Gallium Arsenide (GaAs) die while transmit/receive switches are implemented on a separate die implementing pseudomorphic high-electron mobility transfer (pHEMT) semiconductor technology.

Certain aspects of the present disclosure achieve higher levels of integration in RF front ends through the integration of the power amplifier and the transmit/receive switch onto a single die. For instance, according to certain embodiments, a transmit/receive switch and a DAT power amplifier are integrated onto a single CMOS die (e.g., a CMOS die built using conventional silicon substrate processing). In certain embodiments a single CMOS die includes a tuned DAT-based power amplifier with a transmit/receive switch placed on a ground or receive side of a secondary winding of the DAT. In the transmit mode, the switch is active. Because it is located on the ground or receive side of the transformer, the voltage swing across the switch can be kept small and reliability issues at high voltage as well as harmonic generation concerns can be reduced. In receive mode, the switch is deactivated, and the secondary winding of the DAT can provide a low loss path to the receiver. The switch can be implemented through a single CMOS transistor (e.g., a single NMOS transistor), where a gate voltage controls whether the device is in transmit or receive mode, although more transistors could be used in other embodiments.

Where the frequency separation between the transmit and receive band is relatively small, it can be difficult to maintain isolation between the transmit and receive bands. According to certain embodiments, the transformer-based matching network of the DAT can be tuned based on whether the amplifier is in transmit or receive mode. For instance, the DAT can include a de-tuning circuit or function which in the receive mode reduces the coupling coefficient of the transformer so that the secondary of the transformer appears primarily as an inductance, reducing signal loss to the primary through coupling. In one embodiment, the system adjusts the biasing levels of the transformer to implement the detuning function.

When the RF front-end is transmitting, relatively high transmit power can leak to the receive ports, which can damage componentry including surface acoustic wave (SAW) filters and low noise amplifiers (LNAs). In order to address such challenges certain other embodiments improve transmit/receive isolation through the incorporation of an on-die compensation circuit which can include a capacitance. The compensation circuit helps to maintain power incident at the receive ports to acceptable power levels (e.g., below between +10 to +13 Decibel-milliwatts [dbm] when the power amplifier is transmitting +35 dbm), thereby avoiding or minimizing risk of damage to front-end componentry. For instance, a compensation capacitor can be placed in series in the receive path, off of the secondary winding of the DAT, to reduce swing on the receive port(s) by canceling or reducing bond-wire reactance. The capacitor can be placed in series with an integrated transmit/receive switch that is integrated with the power amplifier on a CMOS die, for example.

FIG. 1is a schematic block diagram of an example wireless or mobile device11. The example wireless device11depicted inFIG. 1can represent a multi-band and/or multi-mode device such as a multi-band/multi-mode mobile phone. By way of examples, Global System for Mobile (GSM) communication standard is a mode of digital cellular communication that is utilized in many parts of the world. GSM mode mobile phones can operate at one or more of four frequency bands: 850 megahertz (MHz) (approximately 824-849 MHz for Tx, 869-894 MHz for Rx), 900 MHz (approximately 880-915 MHz for Tx, 925-960 MHz for Rx), 1800 MHz (approximately 1710-1785 MHz for Tx, 1805-1880 MHz for Rx), and 1900 MHz (approximately 1850-1910 MHz for Tx, 1930-1990 MHz for Rx). Variations and/or regional/national implementations of the GSM bands are also utilized in different parts of the world.

Code division multiple access (CDMA) is another standard that can be implemented in mobile phone devices. In certain implementations, CDMA devices can operate in one or more of 800 MHz, 900 MHz, 1800 MHz and 1900 MHz bands, while certain W-CDMA and Long Term Evolution (LTE) devices can operate over, for example, 22 or more radio frequency spectrum bands.

One or more features of the present disclosure can be implemented in the foregoing example modes and/or bands, and in other communication standards. For example, 802.11, 2G, 3G, 4G, LTE, and Advanced LTE are non-limiting examples of such standards. To increase data rates, the wireless device11can operate using complex modulated signals, such as 64 QAM signals.

In certain embodiments, the wireless device11can include switches12, a transceiver13, an antenna14, power amplifiers17, which can be CMOS DAT power amplifiers as will be described herein, a control component18, a computer readable medium19, a processor20, a battery21, and an envelope tracker30.

The transceiver13can generate RF signals for transmission via the antenna14. Furthermore, the transceiver13can receive incoming RF signals from the antenna14.

It will be understood that various functionalities associated with the transmission and receiving of RF signals can be achieved by one or more components that are collectively represented inFIG. 1as the transceiver13. For example, a single component can be configured to provide both transmitting and receiving functionalities. In another example, transmitting and receiving functionalities can be provided by separate components. For instance, one or more low noise amplifiers (LNAs) can be included in the RX path(s) between the switches12and the transceiver13, and can be configured to amplify and otherwise condition the signal(s) received from the switches12.

Similarly, it will be understood that various antenna functionalities associated with the transmission and receiving of RF signals can be achieved by one or more components that are collectively represented inFIG. 1as the antenna14. For example, a single antenna can be configured to provide both transmitting and receiving functionalities. In another example, transmitting and receiving functionalities can be provided by separate antennas. In yet another example, different bands associated with the wireless device11can be provided with different antennas.

InFIG. 1, one or more output signals from the transceiver13are depicted as being provided to the antenna14via one or more transmission paths15. In the example shown, different transmission paths15can represent output paths associated with different bands and/or different power outputs. For instance, the two example power amplifiers17shown can represent amplifications associated with different power output configurations (e.g., low power output and high power output), and/or amplifications associated with different bands. AlthoughFIG. 1illustrates a configuration using two transmission paths15and two power amplifiers17, the wireless device11can be adapted to include more or fewer transmission paths15and/or more or fewer power amplifiers17.

InFIG. 1, one or more detected signals from the antenna14are depicted as being provided to the transceiver13via one or more receiving paths16. In the example shown, different receiving paths16can represent paths associated with different bands. For example, the four example paths16shown can represent quad-band capability that some wireless devices are provided with. AlthoughFIG. 1illustrates a configuration using four receiving paths16, the wireless device11can be adapted to include more or fewer receiving paths16.

To facilitate switching between receive and transmit paths, the switches12can be configured to electrically connect the antenna14to a selected transmit or receive path. Thus, the switches12can include a number of switches and associated componentry configured to provide functionalities associated with, for example, switching between different bands, switching between different power modes, switching between transmission and receiving modes, or some combination thereof. The switches12can also be configured to provide additional functionality, including filtering and/or duplexing of signals.

FIG. 1shows that in certain embodiments, a control component18can be provided for controlling various control functionalities associated with operations of the switches12, the power amplifiers17, the envelope tracker30, and/or other operating components.

In certain embodiments, a processor20can be configured to facilitate implementation of various processes described herein. The processor20can implement various computer program instructions. The processor20can be a general purpose computer, special purpose computer, or other programmable data processing apparatus.

In certain embodiments, these computer program instructions may also be stored in a computer-readable memory19that can direct the processor20to operate in a particular manner.

The illustrated wireless device11also includes an envelope tracker30, although other types of power controllers can be used in other embodiments, which can be used to provide power amplifier supply voltages to one or more of the power amplifiers17. For example, the envelope tracker30can be configured to change the supply voltages provided to the power amplifiers17based upon an envelope of the RF signal to be amplified. In the illustrated implementation, the envelope signal is provided to the envelope tracker30from the transceiver13. However, other implementations are possible, including, for example, configurations in which the envelope signal is provided to the envelope tracker30from a baseband processor or a power management integrated circuit (PMIC). Furthermore, in certain implementations, the envelope signal can be generated from the RF signal by detecting the RF signal's envelope using any suitable envelope detector.

The envelope tracker30can be electrically connected to the battery21, which can be any suitable battery for use in the wireless device11, including, for example, a lithium-ion battery. As will be described in detail further below, by controlling the voltage provided to one or more of the power amplifiers17, the power consumed from the battery21can be reduced, thereby improving the battery life of the wireless device11. In certain configurations, the power amplifiers17can be implemented using CMOS processing, which can lower cost and/or enhance integration. However, other configurations of the power amplifiers17are possible. For example, the power amplifiers17can be implemented using III-V semiconductor processing, such as Gallium Arsenide (GaAs) processing.

In certain configurations, the wireless device11may operate using carrier aggregation. Carrier aggregation can be used for both Frequency Division Duplexing (FDD) and Time Division Duplexing (TDD), and may be used to aggregate a plurality of carriers or channels, for instance up to five carriers. Carrier aggregation includes contiguous aggregation, in which carriers within the same operating frequency band are aggregated. Carrier aggregation can also be non-contiguous, and can include carriers separated in frequency within a common band or in different bands.

FIG. 2illustrates a simplified diagram of the switches block12and the antenna14. As represented by the large and small waveforms, when the wireless device11is in a transmit mode, the switches12direct a transmit signal received on a transmit port22of the switches block from the power amplifier17to the antenna14for wireless transmission, while it is desirable to block all or substantially all of the transmit signal from leaking into the receive path. While not shown, in a receive mode, the switches12are configured to pass a signal received from the antenna to a receive port24of the switches block12, for eventual delivery low noise amplifier (LNA) or other appropriate component in the receive path.

In some existing systems, the switching function is implemented by an SOI transistor network, such as a silicon-on-insulator transistor network. However, because to the large voltage swings of the signal provided by the power amplifiers17, a relatively large number of transistors are often connected in series to avoid breakdown issues. For instance, in such systems the switches are often implemented using a number of series-connected transistors implemented in an SOI die that is separate from a die that includes the power amplifiers17. This can increase costs and series connected transistors can increase series resistance losses and capacitive loss to the substrate.

In order to address these issues, certain embodiments described herein by connect a transmit/receive switch to a secondary winding of a DAT-based power amplifier17.FIG. 3depicts a portion25of a wireless device showing an antenna14, diplexer26, harmonic filter28, DAT-based power amplifier17, and transmit/receive switch32. As shown, the power amplifier17and transmit/receive switch32are integrated together on a single die34, which can be a CMOS die, for example. While shown as a single switch for the purposes of illustration, the transmit/receive switch32can form some or all of the switches in the switches block12of the wireless device11ofFIG. 1.

Although shown for the purposes of simplicity as having a single input and output port, the diplexer26can include multiple output ports connected to the harmonic filter28each dedicated to a particular frequency band. In a receive mode, the diplexer26can be configured to receive a signal from the antenna14, extract frequency bands from the signal and provide on the appropriate output port. For instance, the diplexer26can include a first filter configured to pass a first frequency band of the receive signal to a first output port and a second filter configured to pass a second frequency band of the receive signal to a second output port. In a transmit mode, the diplexer26can be configured to pass a transmit signal received from an active transmit frequency band and output the signal to the antenna14.

The harmonic filter28can be configured to suppress undesired harmonic in the transmit signal, depending on whether the device11is in a transmit or receive mode.

The power amplifier17in the illustrated embodiment is a DAT-based power amplifier. The power amplifier17includes a primary winding (not shown) and a secondary winding36of a transformer. As shown, the harmonic filter28is coupled to an antenna side or antenna end38of the secondary winding36of the DAT-based power amplifier17, which forms an output of the power amplifier17. For instance, the harmonic filter28may connect to the antenna side38of the secondary winding36through a bond-wire of the die34.

As shown, when the device11is in transmit mode, a transmit input signal (TX IN) is provided to the primary winding of the power amplifier17. The power amplifier17amplifies the input signal via an inductive transformer function and outputs an amplified version of the transmit signal on the antenna side38of the secondary winding36. The transmit signal is passed to the harmonic filter28, for eventual transmission via the antenna14. As represented by the depiction of the relatively large wave form, relatively large voltage swings can be present on the output of the power amplifier17when the device11is in transmit mode.

As shown, a receive side or receive end of the secondary winding36couples to a receive port of the die34. When the device11is in receive mode, signals received via the antenna14are processed by the diplexer26and harmonic filter28, and communicated from the antenna side38of the secondary winding36to the receive side40of the secondary winding36. The signal is transmitted off of the die34via a receive port42, such as to an LNA and then to the transceiver13for subsequent processing.

The die34includes the transmit/receive switch32between the receive side40of the secondary winding36of the power amplifier17and reference voltage or ground44. The transmit/receive switch32is formed by a single transistor46, which in the illustrated embodiment is an nMOS field effect transistor (FET). However, more transistors and/or transistor(s) of different varieties can be used. In transmit mode, a voltage signal above a threshold voltage of the transistor46is applied to the gate of the transistor46, thereby placing the transistor46in an ‘on’ state. This creates a low impedance path from the receive side40of the secondary winding36to ground44. As a result there is relatively little signal swing seen by the receive port42of the die34and subsequent components in the receive path such as the LNA, as illustrated by the graphical depiction of a relatively small waveform at the receive port42. In this manner, the switch32isolates and protects the LNA and other components in the receive path from damage when the device11is transmitting. In receive mode, on the other hand, a voltage signal below threshold of the transistor46is applied to the gate of the transistor46, and the transistor46is in an ‘off’ state, creating high impedance path from the secondary winding36to ground, and thus allowing low loss transmission of the receive signal via the receive port42.

Connecting the transmit/receive switch32to the receive side40of the secondary winding36of the power amplifier17in the illustrated manner enables integration of the transmit/receive switch32with the power amplifier17on a single CMOS die34. The switch provides sufficient isolation between the transmit and receive paths, protecting downstream componentry in the receive path such as an LNA.

FIG. 4is a schematic diagram of an embodiment of a portion of a wireless device having transformer-based power amplifiers integrated together with transmit/receive switches on a single semiconductor die34, which is a CMOS die in the illustrated embodiment.

The wireless device can support multiple frequency bands, and includes separate paths each including a set of corresponding power amplifiers and transmit/receive switches.

For instance, in the illustrated embodiment, a first path supports a Global System for Mobile Communications (GSM) band, and includes corresponding power amplifier(s)17a, transmit/receive switch(es)12a, and matching circuitry50a. The first path may use frequencies associated with any GSM band, including GSM-850, GSM-900, GSM-1900, or the like.

A second path supports a different frequency band than the first path, which is the Digital Cellular Service (DCS) band in the illustrated configuration, and includes corresponding power amplifier(s)17b, transmit/receive switch(es)12b, and matching circuitry50b. The second path may use frequencies that correspond to the DCS band, which may be the same as the GSM-1800band.

A power control block52resides on the die34and controls power delivery to the power amplifiers17a,17b. For instance, the power control block52in one embodiment implements an envelope tracking function, although other types of power control are possible, including average power tracking (APT), for example.

The power amplifiers17a,17bin the first and second paths receive and amplify corresponding transmit signals. In the illustrated embodiment, the power amplifiers17a,17aare DAT type power amplifiers, as represented by the transformers54a,54b. The amplified signal is transferred from the primary coil56a,56bof each power amplifier17a,17bto the secondary coil36a,36bof each power amplifier17a,17b. In particular, componentry58which can include one or more harmonic filters and/or diplexers is coupled to the antenna side38a,38bof the secondary coil36a,36bof each of power amplifier17a,17b. The componentry58is positioned between the power amplifiers17a,17band an antenna14, and when the wireless device is in transmit mode, the componentry58processes the transmit signal(s) and forwards the processed transmit signal(s) to the antenna for wireless transmission.

As shown, the transmit/receive switches12a,12bare positioned to be in a path to ground between nodes62a,62b. Each of the nodes62a,62bis electrically coupled to a receive side of the40a,40bof the secondary coil36a,36bof the corresponding power amplifier17a,17b, and a receive port60a,60bof the die34.

In the transmit mode, the transmit/receive switches12a,12bfor each path are closed, creating a low impedance path from the nodes62a,62bto ground, and thereby isolating the receive ports60a,60bfrom leakage of the relatively large transmit signal to the receive side40a,40bof the secondary coils36a,36bof the corresponding power amplifiers17a,17b.

On the other hand, in the receive mode, the transmit/receive switches12a,12bare opened, thereby creating a high impedance path from the nodes62a,62bto ground. In such cases, receive signals detected by the antenna14are forwarded to the componentry58for processing. The componentry58passes the processed receive signals to the secondary coils36a,36bof the respective power amplifiers17a,17bof each path. In particular, the receive signals pass from the antenna side38a,38bto the receive side40a,40bof the secondary winding36a,36bof the respective power amplifier17a,17b. Because, the receive switches12a,12bare opened, each receive signal passes to the receive port60a,60bof the corresponding path for transmission off of the die34. The receive signals are then processed by the matching circuitry50a,50bbefore being forwarded to downstream componentry in the receive path such as an LNA and transceiver. The matching circuitry50a,50bcan be configured to transform the impedances presented to the receive ports60a,60binto a desired impedance level, such as 50 ohms.

The control signal for turning the switches12a,12bon and off may be derived from the illustrated “Tx_EN” signal, which may be forwarded to the die34from an off-die processor of the wireless device, such as the processor20of the wireless device11shown inFIG. 1, or any other appropriate source.

FIG. 5is a schematic diagram showing another embodiment of a DAT power amplifier17connected to a transmit/receive switch12, which may be integrated together on a die34, which is a CMOS die in the illustrated embodiment. In the illustrated embodiment, the switch12is connected to a node62, which is connected to receive side40of a secondary winding36of the power amplifier17aand an input of an LNA64. In particular, the switch12is positioned in a path between the node62and ground. An antenna side38of the secondary winding36is coupled to a diplexer and harmonic filter which are positioned between the antenna side38and an antenna (not shown). The power amplifier17also includes a primary winding56. Although not shown inFIG. 5, a transmit input signal is connected to an input of the primary winding56, which is amplified via the transform function implemented by the power amplifier17. In a transmit mode, the amplified transmit signal is output to the antenna side38of the secondary winding36, while the transmit receive switch is turned on, creating a low impedance path from the node62to ground, isolating the LNA64from transmit signal leakage onto the receive side40of the secondary winding36.

As shown, the secondary coil36can be designed to generally match the geometry of the primary winding56. The primary winding56may serve as an active winding, and includes an outer primary winding66formed from a plurality of inductive elements67and an inner primary winding68formed from a plurality of inductive elements69. A plurality of amplifier stages70a-70dare interposed between and connected to corresponding inductive elements67of the outer primary winding66. A plurality of amplifier stages72a-72dare interposed between and connected to corresponding inductive elements69of the inner primary winding68. The magnetic coupling between the inductive elements67of the outer primary winding66and the inductive elements69of the inner primary winding69to the secondary winding36and the loop currents determine the amplified output of the secondary winding36, thereby combining the outputs of the amplifier stages70a-70d,72a-72d.

WhileFIG. 5shows one example of a power amplifier design, a wide variety of power amplifier designs are possible that are compatible with the embodiments described herein, including those described in the '948 and '283 patents.

FIG. 6is a schematic diagram illustrating an example biasing configuration for a DAT power amplifier. An outer amplifying stage74is coupled to a power supply (V bat) via the outer primary winding66. An inner amplifying stage76is coupled to the outer amplifying stage74via an inner primary winding68.

In the illustrated embodiment, the outer amplifier stage74includes four field effect transistors78a-78d. A first pair78a,78bof the four transistors are connected in a first cascode configuration and the second pair78c,78dof the two transistors are connected in a second cascode configuration. A first end of the first cascode configuration is connected to a first end of the second cascode configuration via a first tuning capacitance80, while a second end of the first cascode configuration and a second end of the second cascode configuration share a common connection to the inner primary winding68.

The inner amplifier stage76includes four field effect transistors82a-82d. A first pair82a,82bof the four transistors are connected in a first cascode configuration and the second pair82c,82dof the two transistors are connected in a second cascode configuration. A first end of the first cascode configuration is connected to a first end of the second cascode configuration via a second tuning capacitance84, while a second end of the first cascode configuration and a second end of the second cascode configuration are connected to ground.

While only a single outer amplifying stage74and inner amplifying stage76are shown for the purposes of illustration, additional amplifying stages having the same or similar configuration are included in the power amplifier, as indicated by the dashed lines. For instance, the amplifier stages74,76may be amplifier stages of a power amplifier17similar to the one shown inFIG. 5.

Along these lines, a transmit receive switch may be connected to a receive side of a secondary winding (not shown) of a power amplifier including the outer and inner amplifying stages74,76shown inFIG. 6in a manner similar to the configuration shown inFIG. 5. In such cases, it can be important to limit the amount of power that is transferred between the primary winding56to the secondary winding36when the wireless device is in receive mode. For instance, a DAT power amplifier can exhibit a relatively broad-band match, where the frequency separation between the receive and transmit sub-bands is small. In receive mode, the inner and outer primary windings of the DAT may in some cases resonate with the secondary, leading to poor receive/transmit isolation and insertion loss.

In order to counteract such effects, certain configurations provide detuning of the DAT in receive mode using a control circuit that is disabled in receive mode. For instance, the circuit can control the DAT in order to detune the primary and secondary windings36,56with respect to one another during receive mode, such that the primary and secondary windings36,56are configured to have quite different center frequencies during receive mode. This is in contrast to transmit mode, where the primary and secondary windings36,56are configured to have similar center frequencies, thereby improving the gain of the power amplifier.

FIG. 6shows one exemplary biasing configuration that is implemented during receive mode to detune the primary and secondary windings with respect to one another. As shown, values of 2.0, 0, 2.0, and 0 volts are respectfully applied to the four transistors78a,78b,78c,78dof the outer amplifier stage74. The four transistors of the illustrated embodiment are N-type metal-oxide semiconductor field-effect transistors (MOSFETs) having threshold voltages of around 0.4 volts, although different transistor types and/or threshold voltages are possible. As will be appreciated, similar values may be applied to additional amplifier stages associated with the outer winding74not explicitly shown inFIG. 6. Values of 2.7, 1.5, 2.7, and 1.5 volts are respectfully applied to the four transistors82a,82b,82c,82dof the inner amplifier stage76. The four transistors of the illustrated embodiment are N-type metal-oxide semiconductor field-effect transistors (MOSFETs) having threshold voltages of around 0.4 volts, although different transistor types and/or threshold voltages are possible. As will be appreciated, similar values may be applied to additional amplifier stages associated with the inner winding76not explicitly shown inFIG. 6.

Adjusting the bias levels in the manner shown inFIG. 6modifies the overall tuning capacitance of the outer and inner primary windings74,76, thereby providing the desired detuning with the secondary winding36. For instance, according to one embodiment, the bias configuration shown inFIG. 6results in the transistors78a,78b,78c,78dof the outer amplifier stage74being turned off, while the transistors82a,82b,82c,82dof the inner amplifier stage76are turned on. The resulting capacitances of the transistors78a,78b,78c,78dof the outer amplifier74in the off state are in parallel with the tuning capacitor80of the outer primary winding66. On the other hand, the resistances of the transistors82a,82b,82c,82dof the inner amplifier stage76being in the on state acts to short out the tuning capacitor84of the inner primary winding68. The bias configuration shown inFIG. 6can be used in a receive mode, for example, such as where a controller or control circuit of a wireless device11including the power amplifier generates the bias control signals in response to the device11being placed in a receive mode. By biasing the outer and inner amplifier stages74,76in the manner shown inFIG. 6, the primary and secondary windings36,56are detuned with respect to one another and have divergent center frequencies. In particular, the illustrated biasing configuration results in a reduction in the coupling coefficient of the transformer so that the secondary winding36of the transformer appears primarily as an inductance, reducing signal loss to the primary winding56through coupling.

According to some embodiments, switches could be placed across or in series with the inner and outer tuning capacitors80,84to provide the desired detuning function. However, such switches may enter breakdown during transmit due to the large swings on the primary windings74,76. Thus, modifying the tuning capacitance by adjusting the gates of the transistors78a-78d,82a-82din the DAT amplifier stages74,76advantageously provides the desired detuning while preventing breakdown or circuit damage.

While not shown inFIG. 6, in a transmit mode, the voltages applied to the transistors would be different, and in the transmit mode the center frequencies of the primary and secondary windings can be significantly more aligned than in the receive mode, such as in a receive mode where the biasing is done in the manner set forth inFIG. 6.

FIG. 7is a graph that shows the detuning of the primary and secondary windings36,56achieved by the biasing configuration shown inFIG. 6. In particular, plots86,88show output characteristics of the power amplifier17without the biasing/detuning configuration shown inFIG. 6(plot86) and with the biasing/detuning configuration shown inFIG. 6(plot88). As shown, without the biasing/detuning configuration (plot86), there is a sharp notch in the power amplifier output at about 1 GHz, which can result in significant receive loss at about 850 MHz. With the biasing/detuning configuration ofFIG. 6(plot88), on the other hand, a notch appears at a higher frequency of about 1.2 GHz, resulting in receive loss at about 850 MHz being improved by more than about 0.5 dB as compared to without the biasing/detuning configuration (plot88). The output characteristic can be a maximum gain (GMAX) of the power amplifier, for example.

Referring again toFIG. 3for the purposes of illustration, there can be large voltage swings at the receive port42due to the relatively large transmit signal swings present on the primary winding and transferred to the secondary winding36when the power amplifier17is operating in transmit mode. In particular, a bond wire between the switch32and ground44acts as an inductor at high frequencies, creating a high impedance. The combination of this high impedance and the high current levels present during transmit mode result in high voltage level, which can lead to undesirable amounts of leakage power in some cases.

FIGS. 8A-8Bare schematic diagrams showing examples of power amplifier configurations including a compensation circuit90configured to reduce leakage power. Referring first toFIG. 8A, the configuration includes a DAT power amplifier17including an amplifier stage70associated with and connected to an outer primary winding66, which is in turn coupled to a power source (VBAT). The power amplifier17further includes an amplifier stage72associated with and connected to an inner primary winding68, which is in turn coupled to ground via a first bond wire92. As shown, the inner primary winding72is also connected to the amplifier stage70associated with the outer primary winding66. An antenna side38of a secondary winding36of the power amplifier17is connected via a second bond wire94to a first port96, which may be a port of a die34, which is a CMOS die in the illustrated embodiment, on which the componentry shown inFIG. 8Aresides. The first port96may be connected to an antenna, for example, via intermediate componentry (not shown) which can include harmonic filters and/or diplexers as described herein. A receive side40of the secondary winding36is coupled to a second port98via a third bond wire100. The second port may be a receive port of a CMOS die, for example, and may be connected to an LNA or other componentry in the receive path of the wireless device. The receive side40of the secondary winding36may also be coupled to a transmit/receive switch12, which is connected in a path to ground along with a fourth bond wire102and a compensation circuit90. The wireless device may turn the switch12on in a transmit mode and off in a receive mode in order to isolate the receive port98from the transmit path in a receive mode, as described herein.

The compensation circuit90includes a single capacitor in series with the switch12and bond wire102in the illustrated embodiment. As indicated previously, the compensation circuit90serves to reduce leakage power. Specifically, inclusion of the compensation circuit90acts to reduce impedance in the path between the switch12and ground during transmit mode. For instance, the capacitor104cancels the reactance of the bond wire102, reducing voltage swing on the receive port98.

During receive mode, it can be desirable for the wireless device to maintain similar behavior in the presence of the compensation circuit90as for configurations that do not include the compensation circuit90. Thus, the compensation capacitor104can be selected to have a capacitance that is greater than or equal to the effective capacitance of the switch12when the switch12is in an off state during receive mode. In this manner, the compensation circuit90can have minimal impact on the receive signal that is output on the receive port98in receive mode.

In the illustrated embodiment, the capacitor has a capacitance of about 14 picofarads (PF) and the inductance of the bond wire during transmit mode is about 0.5 nanohenry for transmit frequencies of 850 MHz. In other embodiments, the compensation circuit90can have a different capacitance and can include additional capacitors and/or different componentry.

While only a single outer winding amplifier stage70and a single inner winding amplifier stage72are shown inFIG. 8A, it will be appreciated that additional amplifier stages may be present. As one example, the power amplifier17shown inFIG. 8Amay form a portion of the power amplifier17shown inFIG. 5, and there may be a total of four additional outer winding amplifier stages70and four additional outer winding amplifier stages72arranged in the manner shown inFIG. 5.

FIG. 8Bshows an alternative configuration where the order of the compensation circuit90and the bond wire102are switched in the path from the switch12to ground. For instance, in such a case, the compensation circuit90may be implemented on the same die as the power amplifier17and/or transmit/receive switch17, thereby reducing costs.

FIG. 9is a graph depicting transmit/receive isolation for configurations with and without a compensation circuit90. For instance, the group of three plots106shows transmit/receive isolation for a wireless device similar to theFIGS. 8A-8Bthat does not include a compensation circuit90, for frequencies of 1710, 1750, and 1785 MHz. Specifically, referring toFIG. 8A, the plots106shows the relative amount of transmit power leaking to the receive port98in Decibel-milliwatts (dBm) for different transmit powers measured on the first port96. On the other hand, the group of three plots108shows transmit/receive isolation for a wireless device similar to theFIGS. 8A-8Bwith a compensation circuit90including a single 14 pF capacitor104, also for frequencies of 1710, 1750, and 1785 MHz. As shown, inclusion of the compensation circuit90improves by transmit receive isolation by greater than about 5 dBm.

FIG. 10depicts a portion of a wireless device similar to that shown inFIG. 3, but with a compensation circuit90including a capacitor104included on the die34in the path between the switch12and ground.

For the purposes of illustration, many of the inventive apparatus and methods provided herein have been described in the context of power amplifiers, switches and other components built using CMOS processing, e.g., CMOS processing incorporating conventional silicon substrates (instead SOI substrates, for example). However, according to various embodiments, the apparatus and methods described herein can additionally be implemented using other, non-CMOS types of bulk silicon processing.

Applications

Some of the embodiments described above have provided examples in connection with wireless devices or mobile phones. However, the principles and advantages of the embodiments can be used for any other systems or apparatus that have needs for the embodiments described herein.

Such embodiments can be implemented in various electronic devices. Examples of the electronic devices can include, but are not limited to, consumer electronic products, parts of the consumer electronic products, electronic test equipment, etc. Examples of the electronic devices can also include, but are not limited to, memory chips, memory modules, circuits of optical networks or other communication networks, and disk driver circuits. The consumer electronic products can include, but are not limited to, a mobile phone, a telephone, a television, a computer monitor, a computer, a hand-held computer, a personal digital assistant (PDA), a microwave, a refrigerator, an automobile, a stereo system, a cassette recorder or player, a DVD player, a CD player, a VCR, an MP3 player, a radio, a camcorder, a camera, a digital camera, a portable memory chip, a washer, a dryer, a washer/dryer, a copier, a facsimile machine, a scanner, a multi-functional peripheral device, a wrist watch, a clock, etc. Further, the electronic devices can include unfinished products.

CONCLUSION