Comparator circuit, solid-state imaging apparatus, and electronic device

The present technology relates to a comparator circuit, a solid-state imaging apparatus, and an electronic device which enable to improve a frame rate. A comparator compares an analog signal with a reference signal, an amplification stage amplifies output of a comparing unit and has different output change speeds in normal rotation and in reverse rotation, and a switch circuit fixes an input node or an output node of the amplification stage to a predetermined voltage in a predetermined period before a comparing operation by the comparator so that the amplification stage operates in a change direction having a higher output change speed. The present technology can be applied to a comparator circuit provided to an A/D converter of a CMOS image sensor.

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a national stage application under 35 U.S.C. 371 and claims the benefit of PCT Application No. PCT/JP2015/068966 having an international filing date of 1 Jul. 2015, which designated the United States, which PCT application claimed the benefit of Japanese Patent Application No. 2014-144772 file 15 Jul. 2014, the disclosures of which are incorporated herein by reference in their entirety.

TECHNICAL FIELD

The present technology relates to a comparator circuit, a solid-state imaging apparatus, and an electronic device, and more specifically, relates to a comparator circuit, a solid-state imaging apparatus, and an electronic device which enable to improve a frame rate.

BACKGROUND ART

In a common image sensor, charge stored in a light receiving part (for example, photodiode) of a unit pixel is read as a pixel signal and analog-to-digital (A/D) converted. There is known a solid-state imaging apparatus which achieves the conversion accuracy of the A/D conversion by switching the gradient of a reference voltage (for example, see Patent Document 1).

In the configuration of Patent Document 1, by connecting two A/D conversion circuits to the same pixel array and inputting reference voltages Vref1and Vref2each having a different gradient to the A/D conversion circuits from two reference voltage generation units, A/D conversion is performed with two types of gradation accuracy.

However, with the configuration of Patent Document 1, because of providing the two A/D conversion circuits, the circuit area and the power consumption are twice those of a conventional configuration. Thus, there has been proposed a configuration in which one A/D conversion circuit is provided, a determination unit determines the magnitude of a pixel signal, and either of two reference voltages Vref1and Vref2each having a different gradient is selected based on the determination result.

However, since the comparison accuracy (offset error) in the determination unit is different from the comparison accuracy (offset error) in a comparator of the A/D conversion circuit, although, for example, the determination unit determines that the incident light is low illuminance and that the amplitude of the pixel signal is small, the comparator of the A/D conversion circuit determines that the reference voltage is outside the voltage range due to the offset error, and the output image can be damaged. Thus, the reference voltage needs to be supplied in a voltage range with a margin for the error.

In contrast, there has been proposed a configuration in which a comparator of an A/D conversion circuit is also used for comparison in a determination unit, and gradation accuracy is selected based on the comparison result (for example, see Patent Document 2).

With the configuration of Patent Document 2, it is possible to reduce the margin in the voltage range of the reference voltage due to the comparison accuracy (offset error) in the determination unit, implement acceleration of A/D conversion or power consumption reduction, and suppress generation of errors in the A/D conversion.

CITATION LIST

Patent Document

SUMMARY OF THE INVENTION

Problems to be Solved by the Invention

However, in the configuration of Patent Document 2, an output change direction of the comparison result can be different between the comparison in a determination unit and the comparison in an A/D conversion circuit. When the output change direction is optimized in either of normal rotation or reverse rotation in a comparator, delay is caused in the other output change direction, and the frame rate can be deteriorated as a result.

The present technology has been made in consideration of the above situation and enables to improve a frame rate.

Solutions to Problems

A comparator circuit in an aspect of the present technology includes a comparator configured to compare an analog signal with a reference signal, an amplification stage configured to amplify output of the comparing unit and have different output change speeds in normal rotation and in reverse rotation, and a switch circuit configured to fix an input node or an output node of the amplification stage to a predetermined voltage in a predetermined period before a comparing operation by the comparator such that the amplification stage operates in a change direction having a higher output change speed.

The switch circuit can fix, in the predetermined period necessary for the analog signal or the reference signal to be stabilized, the input node of the amplification stage to the predetermined voltage at which the amplification stage operates in the change direction having the higher output change speed based on a threshold voltage of the amplification stage.

The switch circuit can release the input node of the amplification stage from the predetermined voltage after the analog signal or the reference signal is stabilized.

The switch circuit can fix, in the predetermined period necessary for input of the amplification stage to be stabilized, the output node of the amplification stage to the predetermined voltage at which the amplification stage operates in the change direction having the higher output change speed.

The switch circuit can release the output node of the amplification stage from the predetermined voltage after the input of the amplification stage is stabilized.

The analog signal can be a pixel signal output from a unit pixel.

A solid-state imaging apparatus in an aspect of the present technology includes a pixel array unit having a plurality of pixels, a comparator circuit including a comparator configured to compare an analog signal output from the pixel with a reference signal, an amplification stage configured to amplify output of the comparing unit and have different output change speeds in normal rotation and in reverse rotation, and a switch circuit configured to fix an input node or an output node of the amplification stage to a predetermined voltage in a predetermined period before a comparing operation by the comparator such that the amplification stage operates in a change direction having a higher output change speed, a selecting unit configured to select, according to a comparison result of the analog signal with one or more of the reference signals by the comparator circuit, any one of the one or more of the reference signals having gradation accuracy different from each other, a switching unit configured to switch, according to a selection result by the selecting unit, the reference signal to be supplied to the comparator circuit, and a measuring unit configured to measure change timing of the comparison result, by the comparator circuit, of the analog signal with the reference signal supplied to the comparator circuit by switching control of the switching unit.

An electronic device in an aspect of the present technology includes a solid-state imaging apparatus including a pixel array unit having a plurality of pixels, a comparator circuit including a comparator configured to compare an analog signal output from the pixel with a reference signal, an amplification stage configured to amplify output of the comparing unit and have different output change speeds in normal rotation and in reverse rotation, and a switch circuit configured to fix an input node or an output node of the amplification stage to a predetermined voltage in a predetermined period before a comparing operation by the comparator such that the amplification stage operates in a change direction having a higher output change speed, a selecting unit configured to select, according to a comparison result of the analog signal with one or more of the reference signals by the comparator circuit, any one of the one or more of the reference signals having gradation accuracy different from each other, a switching unit configured to switch, according to a selection result by the selecting unit, the reference signal to be supplied to the comparator circuit, and a measuring unit configured to measure change timing of the comparison result, by the comparator circuit, of the analog signal with the reference signal supplied to the comparator circuit by switching control of the switching unit.

In an aspect of the present technology, an input node or an output node of an amplification stage is fixed to a predetermined voltage in a predetermined period before a comparing operation by a comparator such that the amplification stage operates in a change direction having a higher output change speed.

Effects of the Invention

According to an aspect of the present technology, it is possible to improve a frame rate.

MODE FOR CARRYING OUT THE INVENTION

Hereinafter, with reference to the drawings, an embodiment of the present technology is described.

<Configuration Example of CMOS Image Sensor>

FIG. 1is a diagram illustrating a main configuration example of a complementary metal oxide semiconductor (CMOS) image sensor. A CMOS image sensor100illustrated inFIG. 1is an example of a solid-state imaging apparatus to which the present technology is applied, and the present technology may be applied to image sensors having other configurations.

As illustrated inFIG. 1, the CMOS image sensor100includes a pixel array111and an A/D converter112. The CMOS image sensor100performs photoelectric conversion to incident light on the pixel array111, A/D converts an obtained analog signal with the A/D converter112, and outputs the digital data corresponding to the incident light.

The pixel array111is formed by arranging unit pixels141each having a photoelectric conversion element in matrix. Note that, only a part of unit pixels is illustratedFIG. 1, and the number of pixels is arbitrary. Naturally, the numbers of rows and columns are arbitrary.

The A/D converter112includes a column A/D converter151provided to each column of the pixel array111. The column A/D converter151A/D converts an analog pixel signal Vx read from each unit pixel of the corresponding column.

FIG. 1illustrates only a column A/D converter151-1corresponding to the first column from the left of the pixel array111, a column A/D converter151-2corresponding to the second column from the left, and a column A/D converter151-3corresponding to the third column from the left. Actually, the A/D converter112includes the column A/D converters151corresponding to all pixel arrays of the pixel array111. When it is not necessary to explain the column A/D converters in distinction from each other, it is simply referred to as a column A/D converter151.

Note that, the number of the column A/D converters151may not be matched with the number of columns of the pixel array111. For example, one column A/D converter151may A/D convert the pixel signals Vx of a plurality of columns of the pixel array111. For example, the column A/D converter151may perform A/D conversion processing to the pixel signal Vx of each corresponding column in a time-division manner.

Furthermore, the CMOS image sensor100includes an A/D conversion control unit110, a control timing generation unit121, a pixel scanning unit122, a horizontal scanning unit123, a reference voltage generation unit131, and a reference voltage generation unit132.

The control timing generation unit121controls operation timing of the processing units by, for example, supplying a clock signal to the A/D conversion control unit110, the A/D converter112, the pixel scanning unit122, the horizontal scanning unit123, the reference voltage generation unit131, and the reference voltage generation unit132.

The pixel scanning unit122supplies a control signal to each unit pixel141of the pixel array111to control the operation. The horizontal scanning unit123sequentially outputs the digital data supplied from each column A/D converter151for each row of the unit pixel.

The A/D conversion control unit110controls the operation of each column A/D converter151. The reference voltage generation unit131supplies a reference voltage Vref1to each column A/D converter151. The reference voltage generation unit132supplies a reference voltage Vref2which is different from the reference voltage Vref1to each column A/D converter151.

Here, each column A/D converter151of the A/D converter112operates at the timing controlled by the control timing generation unit121.

The column A/D converter151includes a switching unit161, a comparing unit162, a selecting unit163, and a timing measuring unit164. Note that, althoughFIG. 1illustrates the configuration of the column A/D converter151-3, all of the column A/D converters151including the column A/D converter151-1and the column A/D converter151-2each have a configuration similar to that of the column A/D converter151-3.

The switching unit161is provided between the reference voltage generation unit131and the comparing unit162, and has a switch which controls the connection and disconnection (ON and OFF) of them based on a control signal SWR1supplied from the selecting unit163. Furthermore, the switching unit161is provided between the reference voltage generation unit132and the comparing unit162, and has a switch which controls the connection and disconnection (ON and OFF) of them based on a control signal SWR2supplied from the selecting unit163. In other words, the switching unit161supplies, to the comparing unit162, either of the reference voltage Vref1supplied from the reference voltage generation unit131or the reference voltage Vref2supplied from the reference voltage generation unit132which is selected by the selecting unit163.

The comparing unit162compares the voltage of the analog pixel signal Vx read from the unit pixel141with the reference voltage (Vref1or Vref2) supplied from the switching unit161. The comparing unit162supplies a comparison result Vco to the selecting unit163and the timing measuring unit164.

The comparing unit162compares the reference voltage at which a predetermined voltage width is to be scanned with the voltage of the pixel signal Vx to A/D convert the pixel signal Vx. Furthermore, the comparing unit162compares a reference voltage having a predetermined magnitude (a predetermined determination value) with the pixel signal Vx to determine the gradation accuracy when the pixel signal Vx is A/D converted.

As described above, the comparison when the pixel signal Vx is A/D converted and the comparison when the gradation accuracy is determined are performed by one comparing unit162. Thus, the column A/D converter151can reduce the margin necessary for the voltage range of the reference voltage and implement acceleration of the A/D conversion or power consumption reduction.

The selecting unit163selects the reference voltage to be supplied to the comparing unit162under the control of the A/D conversion control unit110. To the selecting unit163, a control signal ADP and a control signal SWSQ are supplied from the A/D conversion control unit110. The selecting unit163selects, at the timing based on these values, either of the reference voltage Vref1or the reference voltage Vref2on the basis of the comparison result Vco supplied from the comparing unit162. The selecting unit163determines the values of the control signal SWR1and the control signal SWR2and supplies the determined values to the switching unit161so that the switching unit161supplies the selected reference voltage to the comparing unit162.

The timing measuring unit164has a counter and counts, with the counter, the time from when the comparison is started in the comparing unit162to the timing when the value of the comparison result Vco is changed. The timing measuring unit164supplies the count value (that is, the length of time from when the comparison is started in the comparing unit162to the timing when the value of the comparison result Vco is changed) to the horizontal scanning unit123as the digital data of the pixel signal Vx.

Note that, the timing measuring unit164has a counter capable of performing both of up-counting and down-counting. Thus, the timing measuring unit164can implement the subtraction, with the count operation, between the count value of the comparison of a first analog signal which is a variance component of a pixel output with the reference voltage and the count value of the comparison of a second analog signal obtained by adding the variance component to a signal component with the reference voltage. In short, the timing measuring unit164can easily perform the subtraction. Furthermore, since the timing measuring unit164can perform the subtraction in a digital region, it is possible to suppress the increase in circuit scale and power consumption.

<Operation of CMOS Image Sensor>

Next, the operation of the CMOS image sensor is described.

FIG. 2is a timing chart illustrating an example of A/D conversion when incident light brightness is low, that is, when the amplitude of the second analog signal is small. Note that, here, each operation timing regarding A/D conversion processing to the pixel signal Vx read from a unit pixel141is described.

When the reading of the pixel signal Vx from a unit pixel141is started at time T0, the reading of the first analog signal (a variance component ΔV) is started at time T1.

The reference voltage generation unit131starts the voltage scanning of the reference voltage Vref1at time T2. The reference voltage generation unit131scans the reference voltage Vref1by a pitch of a set gradation accuracy D1(for example, 60 uV/LSB) in the direction from larger voltage to smaller voltage (comparison direction) (that is, performs scanning from dark side to bright side). This scanning is to be continued until time T4.

In the period from time T0to time T4, the control signal SWSQ is set to H-level, the control signal ADP is set to L-level, and a control signal Φfb is set to L-level. In other words, the selecting unit163selects the reference voltage Vref1, and the switching unit161supplies the reference voltage Vref1generated by the reference voltage generation unit131to the comparing unit162.

In the period from time T2to time T4in which the reference voltage Vref1is scanned, the comparing unit162compares the pixel signal Vx (the first analog signal) with the reference voltage Vref1. The timing measuring unit164starts to count the counter clock from time T2. This count is to be continued until the comparison result Vco of the pixel signal Vx (the first analog signal) with the reference voltage Vref1is changed, or until time T4.

It is assumed that the comparison result Vco is changed at time T3before time T4. In this case, the timing measuring unit164stops counting at time T3. The timing measuring unit164outputs the count value as a digital output Do1. In other words, the digital output Do1is a digital value of ΔV.

After the comparison of the reference voltage Vref1with the first analog signal, then, the reference voltage Vref2is compared with the first analog signal. The control signal SWSQ is switched to L-level at time T4, and the reference voltage Vref2generated by the reference voltage generation unit132is supplied to the comparing unit162by the switching unit161.

After a standby until the value of the comparison result Vco is changed, the reference voltage generation unit132starts the voltage scanning of the reference voltage Vref2at time T5. The reference voltage generation unit132scans the reference voltage Vref2by a pitch of a set gradation accuracy D2which is different from the gradation accuracy D1(for example, 240 uV/LSB) in the direction from larger voltage to smaller voltage (comparison direction) (that is, performs scanning from dark side to bright side). This scanning is to be continued until time T7.

During the time, the comparing unit162compares the pixel signal Vx (the first analog signal) with the reference voltage Vref2. The timing measuring unit164starts to count the counter clock from time T5. This count is to be continued until the comparison result Vco of the pixel signal Vx (the first analog signal) with the reference voltage Vref2is changed, or until time T7.

It is assumed that the comparison result Vco is changed at time T6before time T7. In this case, the timing measuring unit164stops counting at time T6. The timing measuring unit164outputs the count value as a digital output Do2. In other words, the digital output Do2is a digital value of ΔV.

After the comparison of the reference voltage Vref1and the reference voltage Vref2with the first analog signal, then, the reference voltage is compared with the second analog signal. The control signal SWSQ is switched to L-level at time T4, and the reference voltage Vref2generated by the reference voltage generation unit132is supplied to the comparing unit162by the switching unit161.

As described above, the column A/D converter151sequentially performs the A/D conversion to the first analog signal by the reference voltage Vref1and the reference voltage Vref2. By the voltage scanning of the reference voltage, the comparison result Vco is changed at the timing when the pixel signal Vx matches the reference voltage Vref, and it is possible to obtain the voltage value as a digital value by measuring the timing. To measure the timing, for example, a counter circuit can be used. By counting the number of counter clocks and stopping the counting at the timing when the comparison result Vco is changed, the time, that is, the voltage width which the reference voltage has scanned until the comparison result Vco is changed is recorded as a digital value.

The conversion result by the reference voltage Vref1and the conversion result by the reference voltage Vref2are stored in the digital outputs Do1and Do2respectively. The digital value obtained here is the value of the first analog signal, and this means the digital value is a value obtained by resetting a pixel, that is, a value of the variance component ΔV. Naturally, the digital outputs Do1and Do2are A/D converted from the same first analog signal, but have different gradation accuracy, and have a different digital value.

Subsequently, the column A/D converter151sets the reference voltage Vref1to a predetermined determination value which is equal or less than the maximum amplitude of the reference voltage Vref1with respect to the second analog signal, and compares it with the second analog signal in the period from time T7to time T8.

This comparison is performed using the comparing unit162used in the A/D conversion. The obtained comparison result Vco is latched in a latch circuit included in the selecting unit163by a pulse of the control signal Φfb and fetched as a signal SWFB at time T8.

On the basis of the comparison result, the reference voltage to be compared with the second analog signal is selected. In the case of the example ofFIG. 2, since the amplitude of the second analog signal is small, the second analog signal is compared with the reference voltage Vref1. In the case of the example ofFIG. 2, by the fetch at time T8, the signal SWFB which has been L-level is changed to H-level.

When the comparison result Vco is fetched, the control signal ADP is changed to H-level, and the reference voltage to be supplied to the comparing unit162is selected on the basis of the signal SWFB. In the case of the example ofFIG. 2, since the signal SWFB becomes H-level, the control signal SWR1becomes H-level, and the control signal SWR2becomes L-level. As described above, the reference voltage Vref1is selected.

After a standby until the value of the comparison result Vco is changed, the reference voltage generation unit131starts the voltage scanning of the reference voltage Vref1at time T9. The reference voltage generation unit131scans the reference voltage Vref1by a pitch of the gradation accuracy D1in the direction from larger voltage to smaller voltage (comparison direction) (that is, performs scanning from dark side to bright side). This scanning is to be continued until time T11.

During the time, the comparing unit162compares the pixel signal Vx (the second analog signal) with the reference voltage Vref1. The timing measuring unit164starts to count the counter clock from time T9. This count is to be continued until the comparison result Vco of the pixel signal Vx (the second analog signal) with the reference voltage Vref1is changed, or until time T11.

It is assumed that the comparison result Vco is changed at time T10before time T11. In this case, the timing measuring unit164stops counting at time T10. The timing measuring unit164outputs the count value as a digital output Do1.

Since the second analog signal contains the variance component ΔV and a signal component Vsig, the column A/D converter151can obtain the digital value equivalent to the signal component Vsig by A/D converting the second analog signal and subtracting the calculated digital value of the first analog signal from the digital value.

Note that, in the period from time T9to time T11, the reference voltage generation unit132also scans the reference voltage Vref2by a pitch of the gradation accuracy D2in the direction from larger voltage to smaller voltage (comparison direction) (that is, performs scanning from dark side to bright side). However, in the case ofFIG. 2, since the amplitude of the second analog signal is small, the reference voltage Vref2is not supplied to the comparing unit162under the control of the switching unit161(is not compared with the second analog signal).

Next, with reference to the timing chart ofFIG. 3, the A/D conversion when the incident light brightness is high, that is, when the amplitude of the second analog signal is large is described.

In the case ofFIG. 3, the comparison of the first analog signal with the reference voltage is performed similarly to the case ofFIG. 2. In other words, the reference voltages (Vref1and Vref2) are sequentially compared with the first analog signal.

Furthermore, the comparison of the reference voltage Vref1set to the predetermined determination value which is equal or less than the maximum amplitude with respect to the second analog signal with the second analog signal is performed similarly to the case ofFIG. 2. In short, the processing from time T0to time T8is performed similarly to the case ofFIG. 2.

However, in the case of the example ofFIG. 3, since the amplitude of the second analog signal is large, the second analog signal is compared with the reference voltage Vref2. In the case of the example ofFIG. 3, the signal SWFB remains to be L-level after time T8.

<Configuration Example of Conventional Comparator Circuit>

Here, with reference to the circuit diagram ofFIG. 4, a configuration example of a common comparator circuit corresponding to the comparing unit162is described.

In the comparator circuit illustrated inFIG. 4, an amplification stage consisting of a source grounded circuit including a MOS transistor M5and a constant current source is connected to a comparator consisting of a differential input circuit (Nch) including four MOS transistors M1to M4by a node Vco to obtain gain.

The reference voltage Vref or the predetermined determination value is input to +input (the MOS transistor M1side) of the comparator, and the pixel signal Vx is input to −input (the MOS transistor M2side) When the magnitude relation between the pixel signal Vx and the reference voltage Vref is reversed, the comparison result Vco is changed from one to the other, is amplified by the amplification stage, and output as output OUT.

In the comparing unit162, the comparison of the pixel signal Vx with the reference voltage Vref or the predetermined determination value is performed based on the change result of the output OUT.

<Details of Operation in Determination Period>

Next, with reference to the timing chart ofFIG. 5, details of a comparison (determination) operation of the reference voltage (the predetermined determination value) with the pixel signal Vx (the second analog signal) from time T7to T8(a determination period) in the timing chart ofFIG. 3when the comparator circuit ofFIG. 4is used are described.

In the timing chart ofFIG. 5, time t1, time t2, and time t3indicate the timing to start to read the pixel signal, the timing when the pixel signal Vx of boundary illuminance A2intersects the reference voltage Vref, and the timing to stop latching the output OUT as the comparison result respectively. Note that, the period from time t1to t2is the time necessary for the pixel signal to be stabilized, and the period from time t2to t3is the change delay time of the comparator circuit.

The boundary illuminance A2is the illuminance of the pixel signal Vx which is a boundary to determine whether the pixel signal Vx is high illuminance or low illuminance at time t2, and it is assumed that the illuminance lower than the boundary illuminance A2is low illuminance A1and the illuminance higher than the boundary illuminance A2is high illuminance A3as illustrated inFIG. 6. Note that, the time to reach time t2is determined by a design of the comparator circuit

When the pixel signal Vx is the low illuminance A1, since the amplitude is small and the pixel signal Vx does not intersect the reference voltage Vref, the comparison result Vco is not changed from L, and the output OUT is not changed either.

When the pixel signal Vx is the boundary illuminance A2, as described above, the pixel signal Vx intersects the reference voltage Vref at time t2, the comparison result Vco starts to rise from L, and following the rising, the output OUT starts to fall.

When the pixel signal Vx is the high illuminance A3, the pixel signal Vx intersects the reference voltage Vref at time t2′ before time t2, the comparison result Vco starts to rise from L, and following the rising, the output OUT starts to fall.

As described above, since the amplitude of the pixel signal Vx of the high illuminance A3is larger than that of the pixel signal Vx of the boundary illuminance A2, the comparison result Vco is reversed faster than when the pixel signal Vx is the boundary illuminance A2, and the change of the output OUT is determined.

Here, to obtain a correct determination result in the determination period, it is necessary for time t3to be set according to the case of the boundary illuminance A2at which the determination of the change of the output OUT takes the longest time.

Incidentally, as illustrated in the timing chart ofFIG. 10, the determination period from time T7to T8and the period when the A/D conversion is performed from time T9to T11are different in the output change direction of the comparison result Vco. In the comparator circuit illustrated inFIG. 4, when the output change direction is optimized in either of normal rotation or reverse rotation, delay is caused in the other output change direction.

Specifically, in the comparator circuit ofFIG. 4, the speed of the change from H to L is controlled by the current flowing to the constant current source of the amplification stage. Thus, the change delay time of the comparator circuit from time t2to t3in the timing chart ofFIG. 5becomes longer, and this can cause deterioration in the frame rate.

Thus, the configuration of the comparator circuit which shortens the change delay time and improves the frame rate is described below.

<Configuration Example of Comparator Circuit of the Present Technology>

FIG. 7is a block diagram illustrating a configuration example of a comparator circuit to which the present technology is applied. The comparator circuit illustrated inFIG. 7is configured as the comparing unit162of the CMOS image sensor ofFIG. 1.

As illustrated inFIG. 7, the comparing unit162includes a comparator211, an amplification stage212, and a switch circuit213.

The comparator211compares the pixel signal Vx input as an analog signal with the reference signal Vref (the predetermined determination value) and outputs the comparison result Vco to the amplification stage212.

The amplification stage212amplifies the comparison result Vco output from the comparator211and outputs the result as the output OUT. The amplification stage212is designed so that the output change speed is different in normal rotation and in reverse rotation. For example, the amplification stage212is designed so that the change speed of the output OUT in the direction from L to H is faster than that in the direction from H to L.

The switch circuit213operates to, for example, the input node (Vco) of the amplification stage212to a predetermined voltage Va in a predetermined period before the comparing operation by the comparator211so that the amplification stage212operates in a change direction having a higher output change speed according to the control signal SW supplied from the control timing generation unit121.

FIG. 8is a circuit diagram illustrating a configuration example of a comparator circuit162ofFIG. 7.

In the comparator circuit162, the comparator211consists of a differential input circuit (Nch) including four MOS transistors M1to M4, and the amplification stage212consists of a source grounded circuit (Pch) including a MOS transistor M5and constant current source.

The reference voltage Vref is input to +input (the MOS transistor M1side) of the comparator211, and the pixel signal Vx is input to −input (the MOS transistor M2side).

The output change direction of the amplification stage212is optimized in the direction from the lower voltage with respect to the reference voltage to the intersection between the reference voltage and the pixel signal so that the comparing operation of the reference voltage with the pixel signal in the A/D conversion is accelerated.

Furthermore, in the comparator circuit162, the switch circuit213consists of a P-type MOS transistor M6which short-circuits the input node of the amplification stage212to a supply voltage VDD. To the gate of the transistor M6constituting the switch circuit213, a pulse xSW obtained by reversing the control signal SW is input.

<Operation Example of Comparator Circuit>

Next, with reference to the timing chart ofFIG. 9, details of a comparison (determination) operation of the reference voltage (the predetermined determination value) with the pixel signal Vx from time T7to T8(a determination period) in the timing chart ofFIG. 3when the comparator circuit (the comparing unit162) ofFIGS. 7 and 8is used are described.

In the timing chart ofFIG. 9similarly to the timing chart ofFIG. 5, time t1, time t2, and time t3indicate the timing to start to read the pixel signal, the timing when the pixel signal Vx of the boundary illuminance A2intersects the reference voltage Vref, and the timing to stop latching the output OUT as the comparison result respectively.

Furthermore, in the timing chart ofFIG. 9similarly to the timing chart ofFIG. 5, the pixel signal Vx in the cases of the low illuminance A1, the boundary illuminance A2, and the high illuminance A3is illustrated.

In the example ofFIG. 9, the switch circuit213fixes the input node (Vco) of the amplification stage212to the predetermined voltage Va (=VDD) at which the amplification stage212operates in the change direction having a higher output change speed based on the threshold voltage of the amplification stage212(the MOS transistor M6) in the period necessary for the pixel signal Vx or the reference signal Vref to be stabilized, and operates so as to release the input node (Vco) of the amplification stage212from the predetermined voltage Va (=VDD) after the pixel signal Vx or the reference signal Vref is stabilized.

Specifically, first, the control signal SW rises before time t1, and the comparison result Vco is thereby fixed to H (the predetermined voltage Va (=VDD)), and the output OUT is fixed to L.

Next, the control signal SW falls at time t2, and the comparison result Vco and the output OUT are thereby changed according the relation between the pixel signal Vx and the reference voltage Vref at that time.

In other words, when the pixel signal Vx is the boundary illuminance A2and the high illuminance A3, the comparison result Vco is not changed from H, and the output OUT is not changed from L either.

On the other hand, when the pixel signal Vx is the low illuminance A1, the comparison result Vco starts to fall from H, and following the falling, the output OUT starts to rise from L. In short, the output OUT is changed from L to H.

In the comparator circuit ofFIG. 8, the change direction, that is, the change from L to H is a high-speed change direction the speed of which is not controlled by the current flowing to the constant current source of the amplification stage212. Thus, it is possible to advance the timing to stop latching at time t3in the timing chart ofFIG. 9and shorten the change delay time of the comparator circuit from time t2to t3, and the frame rate is improved.

<Another Configuration Example of Comparator Circuit of the Present Technology>

FIG. 10is a block diagram illustrating another configuration example of the comparator circuit (the comparing unit162) to which the present technology is applied.

As illustrated inFIG. 10, the comparing unit162includes a comparator221, an amplification stage222, and a switch circuit223.

Note that, the comparator221and the amplification stage222inFIG. 10are configured similarly to the comparator211and the amplification stage212inFIG. 7, and the descriptions thereof are omitted.

The switch circuit223operates to, for example, the output node (OUT) of the amplification stage222to the predetermined voltage Va in a predetermined period before the comparing operation by the comparator221so that the amplification stage222operates in a change direction having a higher output change speed according to the control signal SW supplied from the control timing generation unit121.

FIG. 11is a circuit diagram illustrating a configuration example of the comparator circuit162ofFIG. 10.

Note that, the comparator221and the amplification stage222inFIG. 11are also configured similarly to the comparator211and the amplification stage212inFIG. 8, and the descriptions thereof are omitted.

Furthermore, in the comparator circuit162, the switch circuit223consists of an N-type MOS transistor M7which short-circuits the input node of the amplification stage222to the ground (GND). To the gate of the transistor M7constituting the switch circuit223, the control signal SW is input.

<Operation Example of Comparator Circuit>

Next, with reference to the timing chart ofFIG. 12, details of a comparison (determination) operation of the reference voltage (the predetermined determination value) with the pixel signal Vx from time T7to T8(a determination period) in the timing chart ofFIG. 3when the comparator circuit (the comparing unit162) ofFIGS. 10 and 11is used are described.

In the timing chart ofFIG. 12similarly to the timing chart ofFIG. 5, time t1, time t2, and time t3indicate the timing to start to read the pixel signal, the timing when the pixel signal Vx of the boundary illuminance A2intersects the reference voltage Vref, and the timing to stop latching the output OUT as the comparison result respectively.

Furthermore, in the timing chart ofFIG. 12similarly to the timing chart ofFIG. 5, the pixel signal Vx in the cases of the low illuminance A1, the boundary illuminance A2, and the high illuminance A3is illustrated.

In the example ofFIG. 12, the switch circuit223fixes the output node (OUT) of the amplification stage222to the predetermined voltage Va (=GND) at which the amplification stage222operates in the change direction having a higher output change speed in the period necessary for the input of the amplification stage (the comparison result Vco) to be stabilized, and operates so as to release the output node (OUT) of the amplification stage222from the predetermined voltage Va (=GND) after the input of the amplification stage (the comparison result Vco) is stabilized.

Specifically, first, the control signal SW rises before time t1, and the output OUT is thereby fixed to L (the predetermined voltage Va (=GND)).

When the pixel signal Vx is the high illuminance A3, the comparison result Vco starts to rise from L at time t2′, and when the pixel signal Vx is the boundary illuminance A2, the comparison result Vco starts to rise from L at time t2.

When it is assumed that the pixel signal Vx in the case of the boundary illuminance A2, at which the input of the amplification stage222, that is, the stabilization of the comparison result Vco takes the longest time, completely rises at time t2″, the control signal SW falls at time t2″, and the output OUT is thereby changed according to the relation between the comparison result Vco and the threshold voltage of the amplification stage222(the MOS transistor M7) at that time.

In short, when the pixel signal Vx is the boundary illuminance A2and the high illuminance A3, the output OUT is not changed from L.

On the other hand, when the pixel signal Vx is the low illuminance A1, the output OUT starts to rise from L. In short, the output OUT is changed from L to H.

In the comparator circuit ofFIG. 11, the change direction, that is, the change from L to H is a high-speed change direction the speed of which is not controlled by the current flowing to the constant current source of the amplification stage222. Thus, it is possible to advance the timing to stop latching at time t3in the timing chart ofFIG. 12and shorten the change delay time of the comparator circuit from time t2to t3, and the frame rate is improved.

As described above, although the comparator circuit which is optimized in the change direction at the time of the A/D conversion and uses the amplification stage in the other direction having the slower change speed, it is possible to perform the operation of level determination which is different from the A/D conversion in the optimized change direction.

<Configuration Example of Electronic Device>

Next, with reference toFIG. 13, a configuration example of an electronic device to which the present technology is applied is described.

An electronic device300illustrated inFIG. 13includes an optical lens301, a shutter device302, a solid-state imaging apparatus303, a drive circuit304, and a signal processing circuit305.FIG. 13illustrates a configuration when the CMOS image sensor100of the above described embodiment is provided as the solid-state imaging apparatus303to an electronic device (for example, a digital still camera).

The optical lens301forms image light (incident light) from a subject on an imaging face of the solid-state imaging apparatus303. In the solid-state imaging apparatus303, signal charge is thereby stored for a certain period of time. The shutter device302controls a light radiating period and a light shielding period with respect to the solid-state imaging apparatus303.

The drive circuit304supplies a drive signal for controlling a signal transferring operation of the solid-state imaging apparatus303and a shutter operation of the shutter device302. By the drive signal (timing signal) supplied from the drive circuit304, the solid-state imaging apparatus303performs signal transfer. The signal processing circuit305performs various types of signal processing to the signal output from the solid-state imaging apparatus303. The video signal subjected to the signal processing is stored in a storage medium such as a memory, or output to a monitor.

Furthermore, the electronic device300includes a lens driving unit (not illustrated) which drives the optical lens301in the optical axis direction. The lens driving unit and the optical lens301constitute a focusing mechanism which adjusts the focus. Then, in the electronic device300, a system controller, which is not illustrated, variously controls the focusing mechanism, the above described constituent elements, and the like.

In the electronic device300of an embodiment of the present technology, since the solid-state imaging apparatus303enables to improve a frame rate, it is possible to enhance image quality as a result.

Note that, the embodiment of the present technology is not limited to the above described embodiment, and can be variously modified without departing from the scope of the present technology.

Furthermore, the present technology may have the following configurations:

A comparator circuit including:

a comparator configured to compare an analog signal with a reference signal;

an amplification stage configured to amplify output of the comparing unit and have different output change speeds in normal rotation and in reverse rotation; and

a switch circuit configured to fix an input node or an output node of the amplification stage to a predetermined voltage in a predetermined period before a comparing operation by the comparator such that the amplification stage operates in a change direction having a higher output change speed.

The comparator circuit described in (1), in which the switch circuit fixes, in the predetermined period necessary for the analog signal or the reference signal to be stabilized, the input node of the amplification stage to the predetermined voltage at which the amplification stage operates in the change direction having the higher output change speed based on a threshold voltage of the amplification stage.

The comparator circuit described in (2), in which the switch circuit releases the input node of the amplification stage from the predetermined voltage after the analog signal or the reference signal is stabilized.

The comparator circuit described in (1), in which the switch circuit fixes, in the predetermined period necessary for input of the amplification stage to be stabilized, the output node of the amplification stage to the predetermined voltage at which the amplification stage operates in the change direction having the higher output change speed.

The comparator circuit described in (4), in which the switch circuit releases the output node of the amplification stage from the predetermined voltage after the input of the amplification stage is stabilized.

The comparator circuit described in any one of (1) to (5), in which the analog signal is a pixel signal output from a unit pixel.

A solid-state imaging apparatus including:

a pixel array unit having a plurality of pixels;

a comparator circuit including a comparator configured to compare an analog signal output from the pixel with a reference signal, an amplification stage configured to amplify output of the comparing unit and have different output change speeds in normal rotation and in reverse rotation, and a switch circuit configured to fix an input node or an output node of the amplification stage to a predetermined voltage in a predetermined period before a comparing operation by the comparator such that the amplification stage operates in a change direction having a higher output change speed;

a selecting unit configured to select, according to a comparison result of the analog signal with one or more of the reference signals by the comparator circuit, any one of the one or more of the reference signals having gradation accuracy different from each other;

a switching unit configured to switch, according to a selection result by the selecting unit, the reference signal to be supplied to the comparator circuit; and

a measuring unit configured to measure change timing of the comparison result, by the comparator circuit, of the analog signal with the reference signal supplied to the comparator circuit by switching control of the switching unit.

An electronic device including:

a solid-state imaging apparatus including:

a pixel array unit having a plurality of pixels;

a comparator circuit including a comparator configured to compare an analog signal output from the pixel with a reference signal, an amplification stage configured to amplify output of the comparing unit and have different output change speeds in normal rotation and in reverse rotation, and a switch circuit configured to fix an input node or an output node of the amplification stage to a predetermined voltage in a predetermined period before a comparing operation by the comparator such that the amplification stage operates in a change direction having a higher output change speed;

a selecting unit configured to select, according to a comparison result of the analog signal with one or more of the reference signals by the comparator circuit, any one of the one or more of the reference signals having gradation accuracy different from each other;

a switching unit configured to switch, according to a selection result by the selecting unit, the reference signal to be supplied to the comparator circuit; and

a measuring unit configured to measure change timing of the comparison result, by the comparator circuit, of the analog signal with the reference signal supplied to the comparator circuit by switching control of the switching unit.

REFERENCE SIGNS LIST