Hardware-Assisted Garbled Circuit Protocols -- Chap. 5, Modular Design of Efficient SFE