optimization techniques for routing congestion at various stages of the VLSI design