Modeling at Circuit Layout Level -- Conclusion.