Demonstrates how to optimize the design of a time-interleaved ADC for extremely