Some Complexity Results for SystemVerilog Assertions -- Check It Out: On the Efficient