The cluster-arithmetic processor : a gate-array design summary /