Visualization of do-loop performance -- Automatic hardware synthesis of nested loops