This work covers field programmable gate array (FPGA)-specific optimizations