Electromigration Modeling at Circuit Layout Level [electronic resource]