for FPGAs -- Study on parallelization method of structural-analysis code -- A parallel