Logic decomposition of asynchronous circuits using STG unfoldings /