state-of-the-art techniques for developing on-chip debug infrastructure; Describes