Logic-timing simulation and the degradation delay model /
Bellido, Manuel J.,1964-
Juan, Jorge.
Valencia, Manuel.
London : Imperial College Press,
c2006.
Includes bibliographical references and index.
Computer simulation.