Yield modelling and defect tolerance in VLSI : papers presented at the International Workshop on designing for Yield, Oxford, 1-3 July 1987 /
International Workshop on Designing for Yield(1987 :Oxford, England)
Moore, Will.
Maly, Wojciech.
Strojwas, Andrzej.
Bristol : Hilger,
1988.
Integrated circuits