Patent ID: 6573754
Filing Date: 2003-06-03
Classification: H03K

Abstract:
A circuit configuration for enabling a clock signal in a manner dependent on an enable signal, comprising:a first input terminal for receiving the clock signal; a second input terminal for receiving the enable signal; an output terminal providing an enabled clock signal; a plurality of inverters; a first logic combination element having input terminals and an output connected to said output terminal; a first signal path having a delay element with an input side connected to said first input terminal and an output connected to said first logic combination element; and a second signal path having an input side coupled to said first input terminal and to said second input terminal and an output connected to said first logic combination element, said second signal path containing second logic combination elements and a storage element having a set input and a reset input, said set input and said reset input connected to and being driven by said second logic combination elements, said second logic combination elements each having a first input connected to said first input terminal through an equal number of said inverters, said second logic combination elements each having a second input connected to said second input terminal through a different number of said inverters.