Patent ID: 7075153
Filing Date: 2006-07-11
Classification: H01L

Abstract:
1. A semiconductor memory device comprising: an SOI substrate having a thin silicon layer on top of a buried insulator; and an SRAM comprising four NFETs and two PFETs located in said thin silicon layer, each said NFET and PFET having a body region between a source region and a drain region, and a first connecting region in said thin silicon layer abutting the source and body regions of each of two I/O NFETs of said four NFETs, said first connecting region and said body regions of said two I/O NFETs of said four NFETs electrically connected to ground, wherein a remaining two latch NFETs of said four NFETs are exclusive of said two I/O NFETs of said four NFETS, wherein the body region of each latch NFET of said remaining two NFETs is not electrically connected to ground, and wherein the body region of each PFET of said two PFETs is not electrically connected to ground.