Patent ID: 8779516
Filing Date: 2014-07-15
Classification: H01L

Abstract:
1. A semiconductor device comprising: a first and a second power source terminals; an open-drain signal terminal; a first conduction-type well provided over a surface of a semiconductor substrate; at least one second conduction-type MIS (Metal-insulator-Semiconductor) transistors in which a source region provided over a surface of the first conduction-type well is coupled to the second power source terminal and in which a drain region provided over the surface of the first conduction-type welt is coupled to the open-drain signal terminal; a pair of second conduction-type first regions provided in parallel with a first direction where electric current of the at least one second conduction-type MIS transistors flows over the surface of the first conduction-type well, and located at both sides of the at least one second conduction-type MIS transistors along a second direction which intersects at right angles to the first direction and each of the second conduction-type first regions is coupled to the open-drain signal terminal; a first conduction-type guard ring provided over the surface of the first conduction-type well and in an outer circumferential part of the first conduction-type well surrounding the at least one second conduction-type MIS transistors and the pair of second conduction-type first regions and coupled to the second power source terminal, wherein the first conduction-type guard ring has higher concentration than that of the first conduction-type well; a second first conduction-type guard ring provided over the surface of the semiconductor substrate further surrounding the first conduction-type guard ring from the outside and coupled to the first power source terminal; and a protection element between the first power source terminal and the second power source terminal.