Patent ID: 6049229
Filing Date: 2000-04-11
Classification: H03K

Abstract:
A differential binary/multi-level receiver for receiving binary and multi-level signals over a wide common-mode input range, the differential receiver comprising:a true differential input and a complement differential input, the complement differential input being a logical inverse of the true differential input;a reference-voltage generator for generating a binary reference-voltage and a multi-level reference-voltage, the binary reference-voltage being output as a reference-voltage during a binary mode but the multi-level reference-voltage output as the reference-voltage during a multi-level mode;a first comparator and a second comparator, the first comparator receiving the true differential input as a first input while the second comparator receives the complement differential input as the first input, the first comparator and the second comparator each receiving the reference-voltage as a second input;the first comparator and the second comparator each comprising:an n-type amplifier which comprises:a first n-channel differential transistor having a gate connected to the first input, the gate controlling current flow between a drain and a source;a second n-channel differential transistor having a gate connected to the second input, the gate controlling current flow between a drain and a source;a first current-mirror p-channel transistor having a drain connected to a gate, the gate controlling current flowing to the drain, a voltage of the drain and gate being a self-bias voltage, the drain of the first current-mirror p-channel transistor connected to the drain of the first n-channel differential transistor;a second current-mirror p-channel transistor having a drain and a gate, the gate controlling current flowing to the drain, the gate being connected to the self-bias voltage, the drain of the second current-mirror p-channel transistor connected to the drain of the second n-channel differential transistor;a tail n-channel transistor, having a gate connected to the self-bias voltage generated by the drain of the first current-mirror p-channel transistor, the gate controlling a tail current from a drain to a source, the drain connected to the source of the first n-channel differential transistor and to the source of the second n-channel differential transistor;an n-amp output connected to the drain of the second n-channel differential transistor; anda p-type amplifier which comprises:a first p-channel differential transistor having a gate connected to the first input, the gate controlling current flow between a drain and a source;a second p-channel differential transistor having a gate connected to the second input, the gate controlling current flow between a drain and a source;a first current-mirror n-channel transistor having a drain connected to a gate, the gate controlling current flowing to the drain, a voltage of the drain and gate being a second self-bias voltage, the drain of the first current-mirror n-channel transistor connected to the drain of the first p-channel differential transistor;a second current-mirror n-channel transistor having a drain and a gate, the gate controlling current flowing to the drain, the gate being connected to the second self-bias voltage, the drain of the second current-mirror n-channel transistor connected to the drain of the second p-channel differential transistor;a tail p-channel transistor, having a gate connected to the second self-bias voltage generated by the drain of the first current-mirror n-channel transistor, the gate controlling a tail current from a drain to a source, the drain connected to the source of the first p-channel differential transistor and to the source of the second p-channel differential transistor;a p-amp output connected to the drain of the second p-channel differential transistor,wherein the p-amp output and the n-amp output from the first comparator are connected together to form a first detection signal, and wherein the p-amp output and the n-amp output from the second comparator are connected together to form a second detection signal;a decoder, receiving the first detection signal from the first differential comparator and receiving the second detection signal from the second differential comparator, for outputting a decoded binary data stream, the decoder outputting the first detection signal as the decoded binary data stream when the input data stream is encoded with binary data, but the decoder outputting as the decoded binary stream a logical combination of the first detection signal and the second detection signal when the input data stream contains the multi-level-encoded data,whereby a single reference-voltage is compared to the first differential input and to the second differential input to detect and decode multi-level-encoded data and whereby the n-type and p-type amplifiers are each self-biased by self-bias voltages connected to gates of tail and current mirror transistors.