Patent ID: 7352839
Filing Date: 2008-04-01
Classification: G11C

Abstract:
1. A dynamic shift register circuit, comprising a plurality of shift register units connected in series, the shift register units being controlled by a first clock signal and a second clock signal, each of the shift register units comprising: an input transistor assembly having a first electrode, a second electrode, and a gate electrode; a first output transistor having a first electrode, a second electrode, and a gate electrode; a second output transistor having a first electrode, a second electrode, and a gate electrode; a switch transistor having a first electrode, a second electrode, and a gate electrode; and a switch; wherein the gate electrode of the input transistor assembly is adapted to receive the second clock signal, the first electrode of the input transistor assembly is adapted to receive an output signal of the previous-stage shift register unit, the first electrode of the first output transistor is adapted to receive the first clock signal, the gate electrode of the first output transistor is coupled with the second electrode of the input transistor assembly, the second electrode of the first output transistor is coupled with the switch, the first electrode of the switch transistor is coupled with the gate electrode of the first output transistor, the second electrode of the switch transistor is coupled with the gate electrode of the second output transistor, the gate electrode of the switch transistor is adapted to receive the inverse signal of the output signal of the previous-stage shift register unit, the first electrode of the second output transistor is adapted to receive the first clock signal, and the second electrode of the second output transistor is coupled with an output end of the shift register units.