Patent ID: 7247560
Filing Date: 2007-07-24
Classification: H01L

Abstract:
1. A process for deposition of copper on semiconductor wafers that selectively deposits metal only on the surfaces that the metal will remain involving the steps of: using a conductive photo resist mask to pattern an insulating layer that is etched for metal lines to be patterned is left on the wafer; attaching a positive electrical lead to the photo resist mask that patterns the insulating layer so that little or no metal will be deposited where the photo resist mask is present; attaching a negative electrical lead to the wafer so that the metal deposition only occurs in an electro plating bath in via holes, contact holes, channels or other targeted areas for electrical connection of devices; immersing the wafer in the metal electroplating bath; taking wafer out of the metal electroplating bath once the desired thickness of metal is deposited; and removing the photo resist mask.