Patent ID: 7539800
Filing Date: 2009-05-26
Classification: G06F

Abstract:
1. A memory system, the memory system comprising: two or more memory assemblies, each memory assembly comprising one or more buffer devices; a memory controller; a cascaded interconnect memory bus, the memory controller in communication with the two or more memory assemblies via the cascaded interconnect memory bus, the cascaded interconnect bus including two or more bitlanes for the transfer of information from the memory controller to the two or more memory assemblies and from any one or more of the two or more memory assemblies to the memory controller, the buffer devices on each of the memory assemblies in direct communication with the two or more bitlanes and each bitlane comprised of one or more segments for transferring information between the memory controller and the memory assemblies, with each segment connecting the memory controller to one of the memory assemblies or connecting one of the memory assemblies to an other one of the memory assemblies such that information is transferable from any source to any destination on the cascaded interconnect memory bus and the source is not required to be adjacent to the destination; a memory interface bus on each of the buffer devices to enable communication with one or more memory devices; and error detection circuitry and segment level sparing circuitry on the memory controller and each buffer device to enable the detection of faults on a segment and to perform segment level sparing to enable any segment to be replaced with another segment through the use of one or more previously unused spare segments within the cascaded interconnect memory bus, thereby maintaining the same number of signal carrying bitlanes and the same level of fault detection within the cascaded interconnect memory bus after the segment level sparing has been performed as were available prior to the segment level sparing being performed, and internal operation of the memory devices and bus operation of the memory interface bus after the segment level sparing has been performed are the same as the internal operation of the memory devices and bus operation of the memory interface bus prior to the segment level sparing being performed.