Patent ID: 9099166
Filing Date: 2015-08-04
Classification: G11C

Abstract:
1. A memory module, comprising: a plurality of semiconductor memory devices, wherein a semiconductor memory device among the semiconductor memory devices comprises: a memory cell array comprising a plurality of memory cells arranged at intersections between a plurality of bit lines and a plurality of word lines; a mode register set (MRS) circuit configured to generate an enable signal corresponding to an error mode of the semiconductor memory device in response to an MRS command received from a command decoder; and an address buffer configured to store a predetermined address signal, to receive an address signal and corresponding data from an external device, and to compare the address signal received with the predetermined address signal in response to the enable signal, wherein, as a consequence of determining that the address signal received from the external device is the same as the predetermined address signal stored in the address buffer, data different from the corresponding data received from the external device is written to a memory cell corresponding to the predetermined address signal.