Patent ID: 6430080
Filing Date: 2002-08-06
Classification: G11C

Abstract:
An integrated memory, comprising:bit lines; word lines; crossover points where said bit lines crossover said word lines; memory cells that are configured at said crossover points, each one of said memory cells including at least one selection transistor having a control terminal that is connected to one of said word lines, each one of said memory cells including a storage capacitor having a first electrode that is remote from said selection transistor and a second electrode, said selection transistor connecting said second electrode of said storage capacitor to one of said bit lines; plate lines for carrying pulsed signals, each one of said plate lines connected to said first electrode of said storage capacitor of a respective one of said memory cells, said plate lines configured parallel to said bit lines; a row decoder for addressing said word lines; a column decoder for selecting at least one of said plate lines in dependence on a column address; sense amplifiers for amplifying data that are read from said memory cells, each one of said sense amplifiers are respectively connected to at least two of said bit lines which are assigned different column addresses; control units for performing a function that is selected from the group consisting of supplying input signals to said sense amplifiers, forwarding output signals from said sense amplifiers, and activating said sense amplifiers, said control units including first switching elements and second switching elements; and data lines for transferring the data that have been read from said memory cells and that have been amplified by said sense amplifiers, said second switching elements connecting said data lines to said sense amplifiers; a respective one of said plate lines and at least one of said bit lines are connected to a given one of said memory cells; said sense amplifiers are connected to a respective one of said bit lines by a respective one of said first switching elements; each one of said first switching elements including a control terminal that is connected to said column decoder; each one of said second switching elements including a control terminal; said plate lines defining groups of said plate lines; each one of said groups of said plate lines is respectively assigned to said at least two of said bit lines that are connected to a respective one of said sense amplifiers; and each one of said groups of said plate lines is connected, using an OR function, to said control terminal of one of said second switching elements, said one of said second switching elements is connected to a respective one of said sense amplifiers.