Patent ID: 8354715
Filing Date: 2013-01-15
Classification: H01L

Abstract:
1. A semiconductor device comprising: a silicon carbide substrate having first and second main surfaces; a first silicon carbide layer of a first conductive type provided on the first main surface of the silicon carbide substrate, the first silicon carbide layer having impurity concentration of 5×10 first silicon carbide regions of a second conductive type formed at a surface of the first silicon carbide layer, the first silicon carbide regions having impurity concentration of 1×10 second silicon carbide regions of the first conductive type formed at respective surfaces of the first silicon carbide regions; third silicon carbide regions of the second conductive type formed at the respective surfaces of the first silicon carbide regions; a fourth silicon carbide region of the second conductive type formed between the facing first silicon carbide regions with the first silicon carbide layer therebetween, the fourth silicon carbide region having impurity concentration of 1×10 a gate insulating film formed continuously on surfaces of the first silicon carbide regions, the first silicon carbide layer, and the fourth silicon carbide region; a gate electrode formed on the gate insulating film; an interlayer insulating film configured to cover the gate electrode; a first electrode being configured to electrically connect to the second silicon carbide regions and the third silicon carbide regions; and a second electrode formed on the second main surface of the silicon carbide substrate, wherein a distance between the facing first silicon carbide regions is 1.0 μm to 4.0 μm.