Patent ID: 7490311
Filing Date: 2009-02-10
Classification: G06F,H03K

Abstract:
1. A programmable logic device comprising: a plurality of modules positioned in the programmable logic device; a reconfigurable module of the plurality of modules, the reconfigurable module having a first functional design; a reset manager circuit, comprising a reference memory cell, and generating an internal reset signal provided to the reconfigurable module when a second functional design is loaded into the reconfigurable module such that the second functional design has a known initial state, wherein the reset manager circuit is enabled when a first value is present in the reference memory cell, and is disabled when a second value is present in the reference memory cell; a look-up table coupled to the reference memory cell; a first register disposed between the look-up table and the reference memory cell; and a second register disposed between the reference memory cell and an OR gate, wherein the look-up table is coupled to the first register and to the second register; wherein the reset manager circuit is incorporated in the programmable logic device; and wherein the internal reset signal is enabled to affect only the reconfigurable module of the plurality of modules and to allow another reconfigurable module of the plurality of modules to remain unaffected.