Patent ID: 6844767
Filing Date: 2005-01-18
Classification: G06F,Y02D

Abstract:
1. A method for gating a clock signal for distributing the clock signal to subsections of a functional block, the method comprising: providing a first level clock gate, a plurality of second level clock gates connected to the first level clock gate, and a plurality of third level clock gates, each third level clock gate connected between a second level clock gate and a subsection of the functional block; receiving feedback enable signals from the subsections of the functional block to determine if the subsections require the clock signal; activating the first level clock gate when any subsection of the functional block requires the clock signal; activating a second level clock gate when any section of the functional block connected to the second level clock gate requires the clock signal; and activating a third level clock gate when any connected subsection of the functional block requires the clock signal.