Patent ID: 6708234
Filing Date: 2004-03-16
Classification: G06F

Abstract:
A data processing apparatus including:an image memory having a descriptor region and an image region, the image region storing a plurality of blocks of image data, the descriptor region storing a corresponding number of descriptor information blocks for the plurality of image data blocks, and a DMA controller controlling DMA data transfer of the image data blocks from the image region according to each descriptor information block in the descriptor region, the DMA controller comprising: a register storing one of the descriptor information blocks from the descriptor region of the image memory; and a control unit determining, at a time of occurrence of a CPU interrupt, a start timing of a DMA data output operation of the DMA controller during a DMA data input operation of the DMA controller when an image editing request contained in input image data is received, the CPU interrupt being caused to occur by an interrupt request bit of the descriptor information block read from the register.