Patent ID: 9070673
Filing Date: 2015-06-30
Classification: H01L

Abstract:
1. A semiconductor device comprising: a semiconductor chip comprising a semiconductor substrate, a wiring layer formed directly on the semiconductor substrate, and an insulating layer covering the wiring layer; a first electrode pad laminated on the insulating layer of the semiconductor chip; a second electrode pad laminated on the insulating layer of the semiconductor chip; an intermediate layer having a rectangular shape defined by a first edge and a second edge; and a plurality of bumps arranged to sandwich the intermediate layer by cooperating with the semiconductor chip; wherein the first edge extends in a first direction crossing a thickness direction of the semiconductor chip, the second edge extends in a second direction crossing both of the thickness direction and the first direction, the plurality of bumps include a first bump electrically connected to the first electrode pad, the plurality of bumps include a second bump electrically connected to the first electrode pad via the second electrode pad, and the first bump is arranged at one end in the first direction and one end in the second direction, and wherein both the first electrode pad and the second electrode pad are electronically connected to the wiring layer of the semiconductor chip, and wherein the first bump and the second bump are placed along and adjacent to the first edge of the intermediate layer.