Patent ID: 7822942
Filing Date: 2010-10-26
Classification: G06F

Abstract:
1. An apparatus comprising: an address translation cache that includes a plurality of entries that each includes four translation mode bits that indicate an address translation mode for the corresponding entry in the address translation cache, the four translation mode bits including a Mode 1 bit that indicates an effective address that is translated through a segment look aside buffer to provide a virtual address which is then translated through a page table to produce a real address, a Mode 2 bit that indicates a virtual address is a direct mapping of an effective address, a Mode 3 bit that indicates real addressing mode, and an HV bit, wherein only one of the Mode 1, Mode 2 and Mode 3 bits are set for each entry in the address translation cache to indicate a corresponding addressing mode for the corresponding entry, and the HV bit has meaning only when the Mode3 bit is set; and at least one processor coupled to the address translation cache, the at least one processor executing an instruction that includes four hint bits that define a plurality of addressing modes to preserve during an address translation cache invalidation operation, the Mode 1 hint bit corresponding to the Mode 1 bit in the address translation cache, the Mode 2 hint bit corresponding to the Mode 2 bit in the address translation cache, the Mode 3 hint bit corresponding to the Mode 3 bit in the address translation cache, and the HV hint bit corresponding to the HV bit in the address translation cache, wherein more than one of the Mode 1 hint bit, Mode 2 hint bit and Mode 3 hint bit may be set in the instruction, wherein entries in the address translation cache that have bits set that correspond to set hint bits are preserved during the address translation cache invalidation operation, wherein if the Mode 1 hint bit, Mode 2 hint bit and Mode 3 hint bit are all cleared, all entries in the address translation cache are invalidated during the address translation cache invalidation operation, wherein if the Mode 1 hint bit is set, all long-lived entries in the address translation cache that have the Mode 1 bit set are preserved during the address translation cache invalidation operation, wherein if the Mode 2 hint bit is set, all entries in the address translation cache that have the Mode 2 bit set are preserved during the address translation cache invalidation operation, wherein if the Mode 3 hint bit is set and the HV hint bit is cleared, all entries in the address translation cache that have the Mode 3 bit set are preserved during the address translation cache invalidation operation, wherein if the Mode 3 hint bit is set and the HV hint bit is set, all entries in the address translation cache that have the Mode 3 bit set and the HV bit set are preserved during the address translation cache invalidation operation.