Patent ID: 7721234
Filing Date: 2010-05-18
Classification: G06F

Abstract:
1. A computer-implemented simulation method for semiconductor device circuitry, comprising: simulating an interface node associated with the semiconductor device circuitry and interposed between higher-level and lower-level hierarchies of the semiconductor device circuitry, based on simulation using hierarchical circuit data hierarchized for a plurality of hierarchies; saving in a memory, in a first process, result data obtained from said simulating an interface node associated with the semiconductor device circuitry; and reproducing using a computer, in a second process, internal node data not saved by said saving using said saved result data, wherein a first hierarchical circuit having an internal node associated with the second process has a partial circuit including one voltage source or two or more connected voltage sources, one or more specific nodes for connecting the partial circuit to a second hierarchical circuit in another hierarchy, and another circuit for connection to the partial circuit, wherein the partial circuit is connected to a ground potential, wherein the second process ignores electric current flowing through voltage sources of the partial circuit, and wherein all the specific nodes are then floated.