Patent ID: 7272032
Filing Date: 2007-09-18
Classification: G11C

Abstract:
1. A semiconductor integrated circuit device comprising: a logic circuit for performing a predetermined processing on received data; and a plurality of magnetic memories integrated together with said logic circuit on a common semiconductor chip, for storing at least data to be used by said logic circuit, each magnetic memory having a plurality of magnetic memory cells arranged in rows and columns, each magnetic memory cell including a magneto-resistance element formed of a fixed layer having a magnetization direction fixed independently of storage data, a free layer having a magnetization direction set according to the storage data, and a non-magnetic layer arranged between the fixed and free layers, the fixed layers in said plurality of magnetic memories being the same in magnetization direction, and said plurality of magnetic memories including first magnetic memories each having a common relationship of parallelism and anti-parallelism in magnetization direction between the free and fixed layers for a logical level of write data into each first magnetic memory, wherein each of the magnetic memories includes a plurality of write current lines each for transmitting a current in a direction changed according to a logical level of write data, and for writing the write data into a memory cell through utilization of a magnetic field induced by the current transmitted through said each write current line, and said plurality of magnetic memories each include an interface circuit to be individually accessed by said logic circuit through each respective interface circuit, and said first magnetic memories include magnetic memories having layouts arranged symmetrical with respect to an axis parallel to a direction of the write current line, the symmetrical layout including a layout of the interface circuit and a layout of a memory circuit including the plurality of magnetic memory cells.