Patent ID: 7919810
Filing Date: 2011-04-05
Classification: H01L

Abstract:
1. A partially processed integrated circuit comprising: a substrate material being characterized by a substrate thickness and a substrate diameter; a layer of etchable oxide material overlying at least a portion of the substrate material, the layer of etchable oxide material including a first portion, a second portion, and a third portion, the second portion being positioned between the first portion and the third portion, the first portion being characterized by a first thickness, the second portion being characterized by a second thickness, the third portion being characterized by a third thickness, the second thickness being slightly less than the first thickness and the third thickness; a plurality of gate structures overlying the layer of etchable oxide material, the plurality of gate structures including a first gate structure and a second gate structure, the first gate structure including a first sidewall and being positioned above the first portion, the second gate structure including a second sidewall and being positioned above the third portion, the first sidewall facing the second sidewall; a plurality of photoresist layers overlying the plurality of gate structures, the plurality of photoresist layers including a first photoresist layer overlying the first gate structure and a second photoresist layer overlying the second gate structure; and a plurality of polymer layers, the plurality of polymer layers including a first polymer layer overlying the first sidewall and a second polymer layer overlying the second sidewall, wherein the polymer layers remain on the sidewalls after a portion of the etchable oxide material overlying the substrate is etched through and a portion of the substrate below is etched away.