Patent ID: 9123873
Filing Date: 2015-09-01
Classification: G02F,H01L

Abstract:
1. A thin film transistor array panel for use in a display device and comprising: a substrate having a display area through which image forming light rays of the display device will pass and a peripheral area disposed near the display area and through which image forming light rays of the display device will not pass; a gate line positioned in the display area of the substrate; a gate pad connected to the gate line and positioned in the peripheral area of the substrate; a gate insulating layer positioned on the gate line and the gate pad; a data line and a drain electrode positioned in the display area of the substrate; a data pad connected to the data line and positioned in the peripheral area of the substrate and on the gate insulating layer; a first passivation layer having a first contact hole defined therethrough for exposing a portion of the drain electrode; a first field generating electrode connected to the drain electrode through the first contact hole of the first passivation layer; a second passivation layer positioned on the first field generating electrode; and a second field generating electrode positioned on the second passivation layer, wherein the first field generating electrode include a portion positioned in the first contact hole covered by the second passivation layer, wherein the gate insulating layer, the first passivation layer, and the second passivation layer have second contact hole extending therethrough and positioned in the peripheral area for exposing the gate pad, and wherein the first passivation layer and the second passivation layer have a third contact hole extending therethrough and positioned in the peripheral area for exposing the data pad.