Patent ID: 7373487
Filing Date: 2008-05-13
Classification: G06F

Abstract:
1. A controller with a fail-safe function comprising: a master central processing unit; a detector unit; a slave central processing unit for processing data supplied from the detector unit and outputting first and second processing data; a communication line connected between the master central processing unit and the slave central processing unit; a bus line; a first repeater unit connected between the master central processing unit and the bus line; and a second repeater unit connected between the slave central processing unit and the bus line, wherein the master central processing unit judges the operation state of the master central processing unit and the slave central processing unit using the first processing data and the second processing data, and when the slave central processing unit outputs the second processing data to the bus line via the second repeater unit, the master central processing unit acquires the second processing data from the bus line via the first repeater unit and monitors the operation of the slave central processing unit using the acquired second processing data; wherein the master central processing unit compares the first processing data with the second processing data, and where the first and second processing data are not coincident with each other, the master central processing unit temporarily stops the operation of the master central processing unit and the slave central processing unit and restores an initial operation of the master central processing unit and the slave central processing unit after the lapse of a predetermined time period, and where the first and second processing data are coincident with each other, the master central processing unit causes the slave central processing unit to send the second processing data to the bus line via the second repeater unit, acquires the second processing data sent to the bus line via the first repeater unit, compares the first processing data with the acquired second processing data, temporarily stops the operation of the slave central processing unit when the first and second processing data are not coincident with each other, and restores the initial operation of the slave central processing unit after the lapse of a predetermined time period.