Patent ID: 6088410
Filing Date: 2000-07-11
Classification: H04L

Abstract:
A false-synchronization detection device, comprising:a programmable counter for generating a timing signal of half a period of a symbol rate, inputting a clock which is even numbered times greater than the symbol rate and an initial count value;a phase measuring circuit for measuring a phase change of a .pi./4-shift DQPSK signal every half a period of a symbol rate, by inputting the timing signal;a phase change comparing means for comparing phase changes at a former half and a latter half of a symbol interval according to the output from the phase measuring circuit; anda bit-synchronous circuit for increasing and decreasing values of the programmable counter, so as to keep the difference between the phase changes at the former half and the latter half of the symbol interval to the smallest value possible;the programmable counter counting down first a predetermined amount of clocks when a code of phase change at a former half and a code of phase change at a latter half of the symbol interval do not coincide with each other,the programmable counter counting up second a predetermined amount of clocks, which is less than the first predetermined amount, when a code of phase change at a former half and a code of phase change at a latter half of the symbol interval coincide with each other,thus recognizing a symbol timing false-synchronization when a count value is brought down to a predetermined value.