Patent ID: 6297986
Filing Date: 2001-10-02
Classification: G11C

Abstract:
A ferroelectric random access memory comprising a plurality of bit lines extending in one direction, a plurality of plate electrode lines extending in another direction perpendicular to the one direction, a plurality of word lines extending in the same direction as the plate electrode lines, and a plurality of unit cells arranged in an M.times.N array while being connected to associated ones of the lines, each of the unit cells consisting of one transistor and one capacitor,wherein the unit cells are grouped into a plurality of unit cell groups, each of the unit cell groups consisting of a plurality of unit cells connected to associated ones of the bit lines, respectively, in such a fashion that they are arranged in an interlaced fashion in a row direction or in a column direction, those of the bit lines connected to each of the bit lines being connected together in series;further comprising:a dummy cell group consisting of a plurality of dummy cells each connected to an associated one of the bit lines at an optional position on the associated bit line, each of the dummy cells consisting of one transistor and one capacitor; anda switching transistor group consisting of a plurality of switching transistors each serving to switch a connection between associated ones of the unit cells on an associated one of the bit lines, and to switch an input-to-input/output-to-output coupling between two associated ones of the dummy cells, in response to a control signal externally applied thereto;whereby when data is read out from an optional one of the unit cells one a selected on of the bit lines, an average voltage between voltages respectively outputted from those of the dummy cells connected to two bit lines neighboring to the selected bit line is applied to the neighboring bit lines as a reference voltage required for a comparison with a voltage corresponding to the read-out data.