Patent ID: 6408370
Filing Date: 2002-06-18
Classification: G06F

Abstract:
A computer system comprising:a host computer that includes a processing unit; a first storage system that includes a plurality of first controllers, connected to said processing unit and having a plurality of first cache memories, and a plurality of first disk units connected to said plurality of first controllers; a second storage system that includes a second controller, connected to at least one of said plurality of first controllers and having a second cache memory, and including a second disk unit connected to said second controller; and wherein said processing unit issues a request for write containing write data and a write time to said at least one of said first controllers in said first storage system; wherein each of said first controller (a) store write data in said first cache memory, (b) report completion of said request for write to said host computer, (c) store said write data stored in said first cache memory to said first disk unit, (d) transmit plural pairs of said write data and said write time stored in said first cache memory and a reference time to said second controller in accordance with an order that is determined based upon said write times, and wherein said second controller (e) stores said write data and said write time transmitted from said first controller in said second cache memory, (f) determines a destageable time determined based upon said reference time transmitted from said plurality of first controllers, and (g) stores said write data in said second disk unit when said write time corresponding to said write data is earlier than said destageable time and said write data is stored in said second cache memory.