Patent ID: 7548228
Filing Date: 2009-06-16
Classification: G09G,G11C

Abstract:
1. A gate driver circuit comprising: a first shift register including a plurality of first stages, the first shift register applying a (4n−3)-th gate signal and a (4n−2)-th gate signal to a (4n−3)-th gate line and a (4n−2)-th gate line, respectively, in response to a first clock signal, a second clock signal, and a third clock signal, the second clock signal having a delayed phase by 1H time with respect to the first clock signal, and the third clock signal having opposite phase to the first clock signal; and a second shift register including a plurality of second stages, the second shift register applying a (4n−1)-th gate signal and a 4n-th gate signal to a (4n−1)-th gate line and a 4n-th gate line, respectively, in response to the first clock signal, the third clock signal, and a fourth clock signal, the fourth clock signal having opposite phase to the second clock signal, wherein n is a natural number.