Patent ID: 8209478
Filing Date: 2012-06-26
Classification: G06F,Y02D

Abstract:
1. A system for resolving request collision in a single-port static random access memory (SRAM), comprising: a first SRAM part and a second SRAM part, which are accessed in turn; a first shadow bank associated with the first SRAM part, and a second shadow bank associated with the second SRAM part, each for temporarily storing at least one piece of data and address; a SRAM controller, which generates control signals, for managing flow of data going to and from the single-port SRAM; a sequencer, which derives sequence signals based on the control signals of the SRAM controller, for controlling the first/second SRAM parts and the first/second shadow banks in a timed fashion; a first bus coupled to facilitate communication among the sequencer, the first SRAM part and the first shadow bank; and a second bus coupled to facilitate communication among the sequencer, the second SRAM part and the second shadow bank; wherein data is temporarily stored in the first or the second shadow bank associated with the first or the second SRAM part under access, when request collision occurs, wherein the temporarily stored data is then transferred, at a later time, to an associated one of the first/second SRAM parts while the other one of the first/second SRAM parts is being accessed; and wherein the SRAM controller is configured to determine an active window used to inform required update area to the single-port SRAM, a dummy request signal being generated by the SRAM controller when the request collision occurs and the data to be stored leaves the active window.