Patent ID: 7978693
Filing Date: 2011-07-12
Classification: G06F,H04L

Abstract:
1. Integrated circuit having a plurality of processing modules (M, S) and an interconnect means (N) for coupling said plurality of processing modules (M, S) and for enabling a packet based communication based on transactions between said plurality of processing modules (M, S), wherein each packet comprises a first predetermined number of subsequent words each having a second predetermined number of bits, wherein a first of said plurality of processing modules (M) issues a transaction by sending at least one packet over said interconnect means to a second of said plurality of processing modules (S), comprising: at least one packet inspecting unit (PIU) for inspecting bits of said at least one packet to determine bits not required for said issued transaction and for matching said not required bits in a header of said at least one inspected packet related to a path over said interconnect with corresponding bits of a following word within the same packet.