Patent ID: 6492211
Filing Date: 2002-12-10
Classification: G11C,H01L

Abstract:
A method of simultaneously processing array and bipolar areas on a silicon on insulator (SOI) substrate for forming array devices and bipolar devices on the SOI substrate, comprising the steps of:a) providing an SOI substrate having areas thereon to be processed as array regions and other areas thereon to be processed as bipolar regions; b) forming electrically isolated silicon regions in the SOI substrate including array silicon in the array regions and bipolar silicon in the bipolar regions; c) blocking the array silicon including forming a first type dopant collector layer in the bipolar silicon and a base layer in the bipolar silicon on the collector layer; d) unblocking the array silicon and forming a blocking layer on the bipolar silicon including well implanting a second type dopant into the array silicon; e) forming a dielectric layer on the array silicon; f) simultaneously forming a gate layer over the array silicon and over the bipolar silicon; g) forming a cover layer over the gate layer; h) removing the gate layer and the cover layer, except from over a portion of the each array silicon in the array regions; i) forming sidewall spacers on the gate layer and the cover layer on the portion of each array silicon in the array regions; j) removing the blocking layer on the bipolar silicon and masking a portion of each bipolar silicon region; k) simultaneously implanting the first type dopant into the array silicon that is not blocked by the cover layer and sidewall spacers for forming diffusing regions on opposite sides of the gate layer, and into the bipolar silicon that is not masked for forming collector contacts for the collector layer in the bipolar silicon; and l) forming an emitter layer on the base layer.