Patent ID: 9148276
Filing Date: 2015-09-29
Classification: H03L,H04L

Abstract:
1. A half-rate clock and data recovery (CDR) circuit, comprising: a first gated voltage-controlled oscillator configured to generate a first clock oscillating at about half a frequency of an input data; a second gated voltage-controlled oscillator configured to generate a second clock oscillating at about half the frequency of the input data; a first frequency detector coupled to receive a reference signal and a second divided clock derived from the second clock, and configured to generate a first output current according to the reference signal and the second divided clock, the first frequency detector being turned off in data recovery mode to reduce power consumption; a second frequency detector coupled to receive the second divided clock and a first divided clock derived from the first clock, and configured to generate a second output current according to the first divided clock and the second divided clock, the second frequency detector being turned off in frequency presetting mode to reduce power consumption; a loop filter configured to convert either the first output current or the second output current to a first control voltage that is then fed to the second gated voltage-controlled oscillator to control an oscillation frequency of the second clock, and the loop filter configured to generate a second control voltage according to the first control voltage, the second control voltage then being fed to the first gated voltage-controlled oscillator to control an oscillation frequency of the first clock; and a lock detector coupled to receive the reference signal and the second divided clock, and configured to accordingly generate a lock signal.