Patent ID: 8629705
Filing Date: 2014-01-14
Classification: H02M

Abstract:
1. A low voltage signaling system for integrated circuits, comprising: a first voltage domain operating at a nominal integrated circuit (IC) power supply voltage (Vdd) swing level at a signal transmitting end of a first chip, a second voltage domain having one or more transmission interconnect lines operating at a reduced voltage swing level with respect to the first voltage domain, and a third voltage domain at a signal receiving end of a second chip, the third voltage domain operating at the Vdd swing level; wherein an input signal originating from the first voltage domain is down converted to operate at the reduced voltage swing level for transmission over the second voltage domain, and wherein the third voltage domain senses the input signal transmitted over the second voltage domain and generates an output signal operating back up at the Vdd swing level; and a switched capacitor on-chip supply voltage generation unit configured to generate one or more reduced voltage levels with respect to Vdd.