premise: This indicator involves the comparison of actual and expected progress in the design, coding, and integrating of system units.
hypothesis: Comparison of actual and expected progress in the design is excluded from this indicator.