Reference number : GC-2017-Q1-02154, amendment number : , agreement type : G, recipient legal name : Wilton, Steven (The University of British Columbia), recipient country : CA, recipient province : nan, recipient city : British Columbia|Colombie-Britannique, recipient postal code : nan, program name english : Discovery Grants Program - Individual, program name french : Programme de subventions à la découverte - individuelles, program purpose english : For decades, improvements in integrated circuit (IC) technology have provided dramatic increases in computing power, enabling applications such as the low-cost high-speed internet and mobile computing. New applications are on the horizon, including embedded machine-learning algorithms, extreme &ldquo;big data&rdquo; computation problems, and applications associated with the emerging internet of things. However, advances in many of these important applications are being held back by the lack of sufficient power-efficient and cost-effective computing hardware capabilities. Due to the increased cost and technical challenges in manufacturing smaller and faster transistors, we can no longer rely on improvements in semiconductor technology to provide the required computing horsepower. This has led to a revolution in the computing industry. Many researchers now see hardware accelerators, and in particular accelerators based on Field-Programmable Gate Arrays (FPGAs), as a disruptive technology that can provide power-efficient computing capacity necessary for many of these emerging applications. For years, FPGAs have been extremely successful as low-cost, low-risk replacements for custom integrated circuits. However, as evidenced by Intel&rsquo;s recent acquisition of Altera, and Microsoft&rsquo;s efforts to bring FPGA technology to the &ldquo;cloud&rdquo;, FPGAs are now poised to emerge as mainstream software accelerators. 
 Before FPGAs can evolve into this new role, critical challenges must be addressed. Hardware accelerators will only become ubiquitous if they can be designed, optimized, and debugged by software designers and domain experts. There has been significant effort developing high-level synthesis compilers which convert software code to a hardware design. However, a compiler is not enough. Software designers expect an entire eco-system which provides the ability to characterize, evaluate, optimize and iterate on their designs quickly. The proposed Discovery Grant project will be the backbone of a research program aimed at making FPGA acceleration accessible to software designers, by making such an ecosystem a reality. Specifically, the research will focus on three aspects: (1) an iterative design flow that brings the benefits of agile methodologies to hardware design, (2) improved core compilation technologies, and (3) improved device architectures. Together, these efforts will help make ubiquitous hardware acceleration a reality, enabling many emerging applications that are simply not feasible today., program purpose french : For decades, improvements in integrated circuit (IC) technology have provided dramatic increases in computing power, enabling applications such as the low-cost high-speed internet and mobile computing. New applications are on the horizon, including embedded machine-learning algorithms, extreme &ldquo;big data&rdquo; computation problems, and applications associated with the emerging internet of things. However, advances in many of these important applications are being held back by the lack of sufficient power-efficient and cost-effective computing hardware capabilities. Due to the increased cost and technical challenges in manufacturing smaller and faster transistors, we can no longer rely on improvements in semiconductor technology to provide the required computing horsepower. This has led to a revolution in the computing industry. Many researchers now see hardware accelerators, and in particular accelerators based on Field-Programmable Gate Arrays (FPGAs), as a disruptive technology that can provide power-efficient computing capacity necessary for many of these emerging applications. For years, FPGAs have been extremely successful as low-cost, low-risk replacements for custom integrated circuits. However, as evidenced by Intel&rsquo;s recent acquisition of Altera, and Microsoft&rsquo;s efforts to bring FPGA technology to the &ldquo;cloud&rdquo;, FPGAs are now poised to emerge as mainstream software accelerators. 
 Before FPGAs can evolve into this new role, critical challenges must be addressed. Hardware accelerators will only become ubiquitous if they can be designed, optimized, and debugged by software designers and domain experts. There has been significant effort developing high-level synthesis compilers which convert software code to a hardware design. However, a compiler is not enough. Software designers expect an entire eco-system which provides the ability to characterize, evaluate, optimize and iterate on their designs quickly. The proposed Discovery Grant project will be the backbone of a research program aimed at making FPGA acceleration accessible to software designers, by making such an ecosystem a reality. Specifically, the research will focus on three aspects: (1) an iterative design flow that brings the benefits of agile methodologies to hardware design, (2) improved core compilation technologies, and (3) improved device architectures. Together, these efforts will help make ubiquitous hardware acceleration a reality, enabling many emerging applications that are simply not feasible today., agreement title english : Bringing Field-Programmable Gate Arrays to the Masses: Towards a Design Eco-System, agreement title french : Bringing Field-Programmable Gate Arrays to the Masses: Towards a Design Eco-System, agreement number : RGPIN, agreement value : 290000.0, agreement start date : 2017-05-10, agreement end date : nan, description english : nan, description french : nan, expected results english : nan, expected results french : nan, additional information english : Grant or Award spanning more than one fiscal year. (2017-2018 to 2022-2023), additional information french : Subvention ou bourse octroyée s'appliquant à plus d'un exercice financier. (2017-2018 à 2022-2023), owner organization : nserc-crsng, owner organization title : Natural Sciences and Engineering Research Council of Canada | Conseil de recherches en sciences naturelles et en génie du Canada