Before revision: It was developed as the culmination of DARPA's Analog Logic program DARPA FA8750-07-C-0231 (although the GP5 chip architecture is digital, it could contemplate an entirely analog implementation of its Bayesian logic instruction set).
After revision: It was developed as the culmination of DARPA's Analog Logic program DARPA FA8750-07-C-0231