Before revision:  For a graph with n vertices, we first propose a technique based on edge coloring that can reduce upto \lfloor n{2} \rfloor CNOT gates in the circuit .
After revision:  For a graph with n vertices, we first propose a technique based on edge coloring that can reduce upto \lfloor n{2} \rfloor CNOT gates .