Before revision: a and b are input to OR gate with output x.x and c are input to AND gate with output y
After revision: An glitch (circled in red) occurring during circuit operation.