Before revision: It helps to prioritize IRQs so that CPU switches execution to the most appropriate interrupt handler (ISR) after PIC assertes IRQ' s relative priority .
After revision: It helps to prioritize IRQs so that CPU switches execution to the most appropriate interrupt handler (ISR) after the PIC assesses the IRQs' relative priorities .