Before revision:  We present deterministic memory-aware OS and architecture designs, including OS-level page allocator, hardware-level cache  and DRAM controller designs.
After revision:  We present deterministic memory-aware OS and architecture designs, including OS-level page allocator, hardware-level cache , and DRAM controller designs.