Before revision: This differs from a load / store architecture (used by RISC designs such as MIPS) in which both operands for an ADD operation must be in registers before the ADD.
After revision: This differs from a load – store architecture (used by RISC designs such as MIPS) in which both operands for an ADD operation must be in registers before the ADD.