Before revision:  Accessing L1 caches beside the cores are the fastest after registers but the size of private caches cannot increase because of design, cost and technology issues .
After revision:  Accessing L1 caches beside the cores are the fastest after registers but the size of private caches cannot increase because of design, cost and technology limits .