A high-throughput HEVC deblocking filter VLSI architecture for 8k×4k application
Low power H.264 deblocking filter hardware implementations
High-Throughput Parallel Architecture for H.265/HEVC Deblocking Filter
HEVC (H.265) Intra-Frame prediction implementation Using MATLAB
Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder
A Fast Two Dimensional Deblocking Filter for H.264/AVC Video Coding