Patent ID: 9577662
Date: 2017-02-21
CPC Classifications: H03M

Claim:
1. An analog-to-digital converter (ADC) for converting an analog input signal from a representation in an analog signal domain to a representation in a digital signal domain to provide a digital output signal, comprising: a successive approximation register (SAR) segment, including a first array of switchable capacitors from among a plurality of switchable capacitors, the plurality of switchable capacitors being configured to capture one or more samples of the analog input signal during a sampling phase, each switchable capacitor from among the first array of switchable capacitors being configured to switch between a first reference voltage and a second reference voltage based upon a polarity of the one or more samples of the analog input signal during a conversion phase; an excess loop delay compensation (ELDC) segment including a second array of switchable capacitors from among the plurality of switchable capacitors, each switchable capacitor from among the second array of switchable capacitors being configured to switch between the first reference voltage and the second reference voltage based upon a previous value of the digital output signal to provide a discrete representation of the analog input signal during the conversion phase; and a comparator configured to convert the discrete representation of the analog input signal to the digital signal domain to provide the digital output signal.