Patent ID: 9536623
Date: 2017-01-03
CPC Classifications: G09G,G11C,H03K

Claim:
1. A gate drive circuit, wherein the gate drive circuit comprises a plurality of shift register circuits which are cascade connected, each of the shift register circuits comprises a clock control transmission circuit and a NOR gate latch circuit, wherein the clock control transmission circuit is triggered by a first clock pulse of a clock signal to transmit a gate drive pulse of a former stage to the NOR gate latch circuit, and the NOR gate latch circuit performs latch, and the NOR gate latch circuit is further triggered by a second clock pulse following the first clock pulse to output the gate drive pulse; wherein the clock control transmission circuit and the NOR gate latch circuit respectively are rising edge triggered; the NOR gate latch circuit at least comprises a first inverter, a first NOR gate, a second NOR gate and a NAND gate, wherein an input end of the first inverter is coupled to an output end of the clock control transmission circuit, and a first input end of the first NOR gate is coupled to an output end of the first inverter, and a second input end of the first NOR gate is coupled to an output end of the second NOR gate, and a first input end of the second NOR gate is coupled to the input end of the first inverter, and a second input end of the second NOR gate is coupled to an output end of the first NOR gate, and the output end of the second NOR gate is further coupled to a first input end of the NAND gate, and a second input end of the NAND gate receives the clock signal.