Patent ID: 9589091
Date: 2017-03-07
CPC Classifications: G06F,H01L

Claim:
1. A method for defining an integrated circuit, comprising: obtaining a physical layout of the integrated circuit, wherein obtaining the physical layout of the integrated circuit includes generating a digital data file that includes electrical connection information and physical topology information for transistors that define the integrated circuit, wherein each transistor within the integrated circuit has a corresponding linear-shaped gate electrode structure oriented to extend lengthwise in a first direction, wherein the electrical connection information for each transistor includes an identification of an electrical node to which a gate terminal of the transistor is connected, and an identification of an electrical node to which a source terminal of the transistor is connected, and an identification of an electrical node to which a drain terminal of the transistor is connected, and wherein the physical topology information for each transistor includes a transistor width as measured in the first direction, and a transistor length as measured in a second direction perpendicular to the first direction, and a transistor center horizontal position, and a transistor center vertical position, and wherein obtaining the physical layout of the integrated circuit includes executing a layout generator on a computer to generate a physical layout of the integrated circuit based on the electrical connection information and physical topology information for transistors included in the digital data file, wherein the layout generator is configured to determine which one of multiple interconnect structure options is appropriate for implementation in the physical layout based on switches or parameters in the digital data file, and wherein obtaining the physical layout of the integrated circuit includes recording data defining the physical layout of the integrated circuit on a non-transitory computer readable storage medium in a format suitable for fabrication of the integrated circuit; and utilizing the physical layout of the integrated circuit to fabricate the integrated circuit.