Patent ID: 9465086
Filing Date: 2016-10-11
CPC Classification: G01R,G05F

Claim Text:
1. A test circuit for a voltage regulator, comprising: a) a finite state machine (FSM) formed on an integrated circuit chip to test a plurality of low drop out (LDO) voltage regulators included on the integrated circuit chip, wherein the FSM is initiated by automatic test equipment (ATE) to select an LDO voltage regulator of the plurality of LDO voltage regulators and perform on-chip tests to determine that an output voltage of the LDO is within specified limits under specified test conditions, wherein the FSM is to receive a communication from the ATE initiating on-chip testing, to communicate with the LDO selected for on-chip test to connect to an on-chip measurement (OCM) circuitry providing an analog signal that is measured by the OCM while at the same time the FSM communicates with the OCM which measurements are to be performed and the FSM is to send test results, received from the OCM, to the ATE; b) wherein said measurements performed by the OCM circuitry comprise measurements of the output voltage of the LDO regulator circuit at specified currents and wherein said measurements performed by the OCM circuitry comprise output voltage measurements of an output driver circuit connected to the LDO regulator circuit, wherein a current mirror circuit controlled by a current DAC controls current of the output driver circuit; c) said output driver of the LDO voltage regulator comprising a plurality of driver transistors connected in parallel and selected separately to avoid current limits of the ATE; and d) said tests performed with each driver transistor of the plurality of driver transistors separately selected by the FSM.