Patent ID: 9350325
Filing Date: 2016-05-24
CPC Classification: H03K

Claim Text:
1. A D flip-flop having an input D and an output Q comprising a plurality of MOSFETs and a clock inverter module receiving a clck signal and a non-clock dependent signal as inputs and outputting a partial inverse clock signal, wherein at least one of the MOSFETs has a gate connected to the partial inverse clock signal and the clock inverter module is configured to output the partial inverse clock signal such that the partial inverse clock signal comprises a complement of the clock signal when the non-clock dependent signal has a first value and has a fixed value when the non-clock dependent signal has a second value, so that the at least one MOSFET having a control input connected to the partial inverse clock signal does not charge or discharge when the non-clock dependent signal has the second value, wherein the non-clock dependent signal is selected from the group consisting of the input D and an output signal of the D flip-flop.