Patent ID: 9276106
Filing Date: 2016-03-01
CPC Classification: H01L

Claim Text:
1. A silicon carbide semiconductor device including an element portion provided with a semiconductor element and a termination portion surrounding said element portion, the silicon carbide semiconductor device comprising: a silicon carbide film having a first main surface and a second main surface opposite to said first main surface, said silicon carbide film having a first range and a second range, said first range constituting said first main surface, said second range constituting said second main surface, said first and second ranges having an interface separated from said first and second main surfaces between said first and second ranges, said first range including a first breakdown voltage holding layer, a charge compensation region, a first junction terminal region, and a first guard ring region, said first breakdown voltage holding layer constituting said first main surface and having a first conductivity type, said charge compensation region being partially provided in said element portion at said interface and having a second conductivity type, said first junction terminal region being partially provided in said termination portion at said interface, said first junction terminal region being in contact with said charge compensation region, said first junction terminal region surrounding said element portion, said first junction terminal region having said second conductivity type, said first junction terminal region having an impurity concentration lower than an impurity concentration of said charge compensation region, said first guard ring region being provided to be separated from said first junction terminal region in said termination portion at said interface, said first guard ring region surrounding said element portion at said interface, said first guard ring region having said second conductivity type, said second range including a second breakdown voltage holding layer, a channel forming region, and a source region, said second breakdown voltage holding layer constituting said interface and having said first conductivity type, said channel forming region being provided in said element portion at said second breakdown voltage holding layer and having said second conductivity type, said source region being provided on said channel forming region, said source region being separated from said second breakdown voltage holding layer by said channel forming region, said source region having said first conductivity type, said first and second breakdown voltage holding layers constituting a breakdown voltage holding region in said element portion; a gate insulating film having a portion connecting said second breakdown voltage holding layer and said source region to each other on said channel forming region; a gate electrode for switching between an ON state and an OFF state of the silicon carbide semiconductor device, said gate electrode being provided on said gate insulating film; a first main electrode facing said first main surface; and a second main electrode in contact with said source region on said second main surface, when voltage is applied between said first and second main electrodes to attain a maximum electric field strength of 0.4 MV/cm or more in said breakdown voltage holding region during said OFF state, a maximum electric field strength in said second range within said element portion being configured to be less than ⅔ of a maximum electric field strength in said first range.