Patent ID: 9299416
Filing Date: 2016-03-29
CPC Classification: G06F,G11C

Claim Text:
1. An apparatus comprising: a clock terminal configured to receive an external clock signal; a clock generator coupled to the clock terminal and configured to generate an internal clock signal in response to the external clock signal; a main clock line coupled to the clock generator at a first portion, the main clock line further includes a second portion and a third portion that is between the first and second portion; first and second output circuits arranged along the main clock line; a first clock line coupled to the third portion of the main clock line at one end thereof and coupled to the first output circuit at the other end thereof; and a second clock line coupled to the second portion of the main clock line at one end thereof and coupled to the second output circuit at the other end thereof, the first clock line is greater in length than the second clock line and the capacitance-resistance (CR) time constants of the first and second clock lines are substantially equal.