Patent ID: 11955416
Assignee: MACRONIX INTERNATIONAL CO., LTD.
Field: Semiconductors (Electrical engineering)
Classification: CPC H | IPC H

Claim 0:
1. A method for manufacturing a semiconductor structure, comprising:
forming a via through a substrate from a top surface to a bottom surface of the substrate;
forming a liner layer on a sidewall of the via;
forming a barrier layer on the liner layer using a conductive 2D material; and
forming a conductor in a remaining space of the via;, wherein after forming the conductor, the method further comprises:
patterning the barrier layer and the conductor;
conducting a backside grinding process to expose the via from a backside of the substrate;
sequentially forming a second liner layer, a second barrier layer, and a second conductor on the bottom surface of the substrate; and
patterning the second barrier layer and the second conductor.