Patent ID: 11868645
Assignee: SAMSUNG ELECTRONICS CO., LTD.
Field: Computer technology (Electrical engineering)
Classification: CPC G  Y | IPC G

Claim 0:
1. A method of operating a controller for controlling a memory device comprising a plurality of memory cell blocks, the method comprising:
outputting block address information based on reliability information for each of the memory cell blocks, the reliability information generated based on weighted retention times and weighted program-erase counts;
providing a patrol read command to the memory device; and
controlling the memory device to perform a patrol read operation in response to the patrol read command such that the patrol read operation is performed in an ascending order of reliabilities of the memory cell blocks based on the reliability information,
wherein the block address information comprises an order of the patrol read operation for the memory cell blocks based on the reliability information, and
the order of the patrol read operation indicates a first memory cell block having a highest priority, a second memory cell block having a lowest priority and a third memory cell block having a priority between the highest priority and the lowest priority.