Patent ID: 11923813
Assignee: TEXAS INSTRUMENTS INCORPORATED
Field: Basic communication processes (Electrical engineering)
Classification: CPC H | IPC H

Claim 2:
3. A pulse width modulated (PWM) amplifier, comprising:
a digital-to-analog converter (DAC) having an input configured to receive digital audio data, and the DAC configured to provide first and second differential analog audio signals;
a synchronization logic circuit having a first input configured to receive a bridge control signal and having a second input configured to receive a clock signal, the synchronization logic circuit configured to provide a slope switch signal and a reference switch signal;
a ramp generator having a first input configured to receive a first voltage supply and having a second input configured to receive a second voltage supply and having a third input configured to receive the reference switch signal and having a fourth input configured to receive the slope switch signal, the ramp generator configured to provide a ramp signal having a first slope responsive to the slope switch signal in a first state and having a second slope responsive to the slope switch signal in a second state and to provide the clock signal;
a loop filter having a first input configured to receive the first differential analog audio signal and having a second input configured to receive the second differential analog audio signal and having a third input configured to receive a first differential output signal and having a fourth input configured to receive a second differential output signal, the loop filter configured to provide first and second compensated analog signals;
a comparator having a first input configured to receive the ramp signal and having second and third inputs configured to receive the respective first and second compensated analog signals, the comparator configured to provide first and second PWM gate signals;
a first Y-bridge driver configured to receive the first PWM gate signal and an inverted first PWM gate signal and to provide the first differential output signal; and
a second Y-bridge driver configured to receive the second PWM gate signal and an inverted second PWM gate signal and to provide the second differential output signal.